CIF Camera and ADC interface

AURIX[™] TC3xx Microcontroller Training V1.0 2020-12



Please read the Important Notice and Warnings at the end of this document

CIF Camera and ADC Interface




Image (Cropping) → Ü Stabilization	Highlights
U → Trading → Image Cropping → Interface	The Camera and ADC Interface Module (CIF) provides a 16-bit wide parallel read interface that can be used to connect camera sensors and external Analog to Digital Converters (ADCs).
	> Throughput up to 96 Mpixel/s
□ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	 Multiple cropping units with tracking optimized parameters
Key Features	Customer Benefits
Flexible Data Format Conversion	 Wide range of sensors supported, compression enabled
JPEG encoder	Image compression
Security Watchdog	 Detection of irregularities or interruptions in the data stream

CIF ISP Submodule




- The Video Image Signal Processing (ISP) unit is the interface to the attached sensor device.
- It accepts multiple data type such as: ITU-R BT.601 YCbCr, RAW RGB Bayer, ITU-R BT.656 YCbCr. Additionally, a so called "data mode" is supported which accepts non line or frame organized data.
- The input part of the ISP is fully programmable in terms of signal polarities, active video data positions and luminance/chrominance order.
- The ISP can be configured to generate interrupts for multiple different conditions. To be noted that all interrupts are mapped to the single physical request line ISP_INT.



CIF JPEG Encoder




- > The baseline JPEG encoder module consists of a JPEG encoder pipeline, which is controlled by a register interface that is accesses via handshake interface.
- The encoding process starts with a raster to block (R2B) conversion of the YCbCr 4:2:2 pixel data provided by an imaging device, where the pixel data is reorder into 8x8 pixel blocks.
- Every 8x8 block undergoes a baseline Discrete Cosine Transform (DCT), a ZigZag (ZZ) reordering, a quantization (Q) and a variable length encoding (VLE), based on Huffman algorithm.
- The last step is the generation of the JFIF 1.02 compliant data stream by inserting markers and tables.
- The JPEG encoder can be configured to generate interrupts for several error conditions, which are routed to MJPEG_INT.



CIF Security Watchdog

- The Security Watchdog unit is used to monitor the incoming image data.
- In order to do so, the horizontal and vertical synchronization signals in the input formatter unit are observed and are compared to programmable time-out frames.
- When a time-out frame gets breached, an interrupt is generated to immediately report the event (through the ISP_INT).
- The timing information is retrieved via two separate 16 bit counters used to measure horizontal and vertical timeframes in parallel.
- The timing unit granularity is controlled via a predivider and it ranges from 1 x T_{CIF_CLK} to 216 xT_{CIF_CLK}.






CIF System integration




- The CIF is a Back Bone Bus (BBB) master with 6 integrated DMA channels with burst capabilities.
- > The DMA channel are ensuring the transfer of data without overhead to the LMU RAM.
- Additionally, the CIF is capable of communicating errors and events to the Interrupt Router.





- The CIF provides a sensor/camera interface for a wide range of video application and it is optimized for high speed data transmission with low power consumption.
- > The CIF requires fast system memory for image storage.
- The integrated JPEG encoding engine is able to generate a full JFIF 1.02 compliant JPEG file that can be displayed directly by any image viewer.



Trademarks

All referenced product or service names and trademarks are the property of their respective owners.



Edition 2020-12 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: <u>erratum@infineon.com</u>

Document reference AURIX_Training_1_Camera_and_ADC_In terface

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.