SCU System Control Units

### Key Features

<table>
<thead>
<tr>
<th>SCU</th>
<th>CCU</th>
<th>RCU</th>
<th>PMC</th>
<th>SCU</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Clock generation and distribution</td>
<td>Reset operations and sources</td>
<td>Power management control</td>
<td>Miscellaneous control units</td>
</tr>
</tbody>
</table>

### Highlights

- The SCU comprises various units, which handle clock generation for all modules, reset operations (incl. effects and triggers), power management control (e.g. reducing power consumption) and many other miscellaneous submodules such as watchdogs.

### Customer Benefits

- Flexible clock configuration according to application needs
- Scalable reset concept based on different triggers
- Minimize power use during operation
- Ensure safe operation
Aside from the pure clock generation options, there are several support functions which aim to enable an easier and more convenient control.

Generally, the CPU operating speed is about 10 times higher than the speed of the crystal used as clock source.

Therefore 2 Phase Lock Loops (PLLs) are provided for upscaling the clock frequency.

The role of the PLL is to convert a low-frequency external clock signal into a high-speed internal clock in order to maximize the performance.

The PLLs from AURIX™ also have fail-safe logic that detects degenerated external clock behaviors such as abnormal frequency deviations or total loss of the external clock.

In these cases, emergency actions can be defined and implemented.
Based on the clock source and the clock speed upscaling, different clocks are defined and, furthermore, they need to be distributed through the system to the single peripherals and CPUs in a way that enables these modules to operate in the best way in terms of performance and power consumption.

For the clock distribution, the system is split into several sub-clock domains where the clock speed could be configured individually (with the intrinsic restrictions established by the internal interfaces).

The clock distribution is done via the Clock Control Unit (CCU), which receives the clocks created by the 2 PLLs, the back-up clock and the oscillator clock. These clocks are either forwarded directly or divided in order to supply the sub-clock domains.

This approach increases the flexibility of the system by enabling the user to configure the clock individually for the different modules.
## SCU
### RCU – Reset types and effects

- AURIX™ has a scalable reset concept, where different types of reset are encapsulated one into the other. The **Cold Power-On Reset** is the highest reset type, where the Embedded Voltage Regulator (EVR), internal clocks and RAMs are reset, additionally to the modules affected by the **Application Reset**, **System Reset** and **Warm Power-On Reset**.

- SW Module Reset and Debug Reset enable the user to directly trigger a reset of the connected modules.

<table>
<thead>
<tr>
<th>Reset Type</th>
<th>Additional Modules affected by Cold Power-On Reset</th>
<th>Additional Modules affected by Warm Power-On Reset</th>
<th>Additional Modules affected by System Reset</th>
<th>Modules affected by Application Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cold Power-On Reset</td>
<td>› Embedded Voltage Regulator&lt;br&gt;› Internal clocks&lt;br&gt;› RAMs:&lt;br&gt; - DSPRs/PSPRs&lt;br&gt; - LMU/BMU</td>
<td>› JTAG interface&lt;br&gt; › OCDS&lt;br&gt; › MCDS&lt;br&gt; › SMU – Fault Signaling Protocol Pin</td>
<td>› Flash memory&lt;br&gt; › Clock source&lt;br&gt; › PLL&lt;br&gt; › External Service Requests pins</td>
<td>› All CPUs&lt;br&gt; › All Peripherals&lt;br&gt; › SCU&lt;br&gt; › Port pins in reset&lt;br&gt; › RAMs:&lt;br&gt; - Dcache invalid&lt;br&gt; - Pcache invalid</td>
</tr>
<tr>
<td>Warm Power-On Reset</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>System Reset</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Application Reset</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SW Module Reset</td>
<td>Available for all CPUs, DMA channel, QSPI, CAN, ASCLIN, Ethernet, GTM, SENT, ADC, HSSL, CCU6...</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Debug Reset</td>
<td>OCDS and MCDS reset, all CPUs and peripherals (except SCU) are put into reset</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Copyright © Infineon Technologies AG 2019. All rights reserved.*
## SCU RCU – Reset types and sources

<table>
<thead>
<tr>
<th>Reset Type</th>
<th>Source of reset</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Cold Power-on Reset</strong></td>
<td>› Startup&lt;br&gt;› Temporary power fail on any of the 3 supplies (Ext. Supply &lt; 3.0 V; EVR33 &lt;3.0V; EVR13 &lt; 1.17 V)</td>
</tr>
<tr>
<td><strong>Warm Power-on Reset</strong></td>
<td>› PORST pad asserted</td>
</tr>
<tr>
<td><strong>System Reset</strong></td>
<td>› ESR0/ESR1&lt;br&gt;› SMU&lt;br&gt;› STMx&lt;br&gt;› Watchdog (SMU)&lt;br&gt;› Software reset</td>
</tr>
<tr>
<td><strong>Application Reset</strong></td>
<td>› ESR0/ESR1&lt;br&gt;› SMU&lt;br&gt;› STMx&lt;br&gt;› Software reset&lt;br&gt;› Tuning protection</td>
</tr>
<tr>
<td><strong>SW Module Reset</strong></td>
<td>› Configurable by registers</td>
</tr>
<tr>
<td><strong>Debug Reset</strong></td>
<td>› OCDS request trigger&lt;br&gt;› JTAG reset</td>
</tr>
</tbody>
</table>

### Diagram:

- **External Regulator or System Basis Chips**
  - Reset Control
  - Intelligent Watchdog
  - Safe state control

- **Supply monitors**
  - PORST
  - ESR0 reset output
  - ESR1
  - FSP

- **AURIX™**
  - Cold PORST
  - Warm PORST
  - System reset
  - Application reset

- **External Drivers / Memory Devices**
  - ESR0 (Hardware reset output)
SCU
PMC – Single source power supply concept

› AURIX devices support different supply modes:
  - Single 5 V source supply
  - Single 3.3 V source supply
  - Legacy tri-supply mode (for backward compatibility)
  - Dual supply modes

› AURIX™ contains 2 separate parallel Embedded Voltage Regulators (EVR33 and EVR13) generating 3.3 V and 1.3 V supply voltages from the external supply

› All supply and generated voltages are monitored internally against overshoot and brownout conditions based on programmable thresholds

› The reaction to these situations is triggering either a cold Power-On Reset or an alarm

› This approach reduces the complexity of the system, since additional regulators are not needed to obtain the 3.3 V or 1.3 V voltages
The power management scheme allows activation of power down modes so that the system operates with the minimum required power for the corresponding application state.

A progressive reduction in power consumption is achieved by invoking Idle, Sleep or Standby modes.

The Idle mode is specific to each individual CPU, while the Sleep and Standby modes influence the complete system.

<table>
<thead>
<tr>
<th>Mode/Current</th>
<th>Description</th>
<th>Entry/Exit</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPUx Run</td>
<td>Normal operation</td>
<td>-</td>
</tr>
<tr>
<td>CPUx Idle 20-65 mA /CPU</td>
<td>The CPU clock is disabled. All peripherals remain active.</td>
<td>Entry: via Software, SMU  Exit: on CPUx Interrupt, Trap, Reset</td>
</tr>
<tr>
<td>System Sleep &gt;15 mA @ T = 85°C</td>
<td>Peripheral clocks are gated if configured by control registers. All CPUs are set to IDLE</td>
<td>Entry: via Software  Exit: on CPUx Interrupt, Trap, Reset</td>
</tr>
<tr>
<td>System Standby 150 mA @ T = 25°C</td>
<td>Main domain is powered off. Standby RAM may be active</td>
<td>Entry: via Software, NMI  Exit: on edge detection on NMI/pins, PORST assertion  In case of separate standby supply pin: entry &amp; exit are done on the VEXT supply ramp-down, respectively ramp-up</td>
</tr>
</tbody>
</table>
The WatchDog Timers (WDTs) provide a highly reliable and secure way of detecting and recovering from software or hardware failure.

They can be used to abort any accidental malfunction of a CPU or internal module within a user-specified time period.

Additionally, each of the WDTs incorporates an End-of-Initialization (ENDINIT) feature which protects the critical registers from unintended writes.

To protect these functions a sophisticated scheme is implemented that requires a password and guard bits during the accesses to the WDT control registers. Any write access that does not provide the correct values for the password and guard bits is regarded as malfunction and results in an alarm.

On top of the general WDTs, a Safety Watchdog Timer is provided. It is independent from the CPU watchdogs and it also provides temporal protection against unintended writes to critical system registers which could impact the safety-critical systems.

These feature ensures that the system runs in a robust and safe manner (e.g. Trigger an alarm, a reset or stopping the CPU in case of malfunction).
The emergency stop feature provides a fast reaction to an emergency event without the intervention of the software. As reaction to the emergency event, selected output ports can be immediately placed into a defined state (e.g. bring the actuators in a known state).

An emergency stop can be triggered by the following:

- A transition on the port which is configured as the Emergency Stop input
- An alarm event or command from the Safety Management Unit that is configured to generate a port emergency stop

The emergency stop control logic for the ports operates in two modes:

- Synchronous mode (default): the emergency case is activated by hardware and released by software
- Asynchronous mode: both the activation and releasing of the emergency case are done by hardware
IMPORTANT NOTICE
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics (“Beschaffenheitsgarantie”).

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer’s compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer’s products and any use of the product of Infineon Technologies in customer’s applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS
Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies’ products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.