

SMU_Fault_Signaling_1 for KIT_AURIX_TC397_TFT

Fault signaling via a port pin

AURIX™ TC3xx Microcontroller Training
V1.0.0



[Please read the Important Notice and Warnings at the end of this document](#)

Scope of work

The Fault Signaling Protocol (FSP) pin is configured by the SMU to signal a fault by changing the state of the port pin P33.8.

During initialization the FSP is set to fault free state, indicated by a high level of the port pin P33.8. The software triggers an alarm that leads to the FSP fault state, thus the port pin P33.8 switches to low level state.

After one second from triggering the alarm, the FSP release command is sent by software. The port pin P33.8 state switches to high level after the command is sent.

Introduction

- › The Safety Management Unit (SMU) is a central and modular component of the safety architecture providing a generic interface to manage the behavior of the microcontroller under the presence of faults.
- › The SMU centralizes all the alarm signals related to the different hardware- and software-based safety mechanisms.
- › The SMU implements a Fault Signaling Protocol (FSP) reporting internal faults to the external environment.
- › Each individual alarm can be configured to activate the fault signaling protocol.
- › Once configured, the FSP protocol drives the P33.8 port pin to signal the internal state.

Introduction


- › The FSP has three states:
 - The **Power-on Reset** state
After Power-on Reset the SMU is disconnected from the ports and the SMU FSP output shall be the Fault State.
 - The **Fault-free State**
 - The **Fault State**

- › The FSP can be configured using the following modes:
 - **Bi-stable fault signaling protocol**: single pin output (push-pull active low configuration using FSP[0]), also called Error Pin.
 - **Time dual rail protocol**: two signals to define a logical state
 - **Time switching protocol**: single-bit timed protocol using FSP[0]

Note: FSP[0] is the bit 0 of the SMU_STS.FSP bit field, it reflects the state of the ErrorPin (port pin P33.8) driven to the external environment.

Introduction

› Bi-stable fault signaling protocol:




- › After Power-on Reset FSP[0] = 0, FSP is in the fault state
- › After configuration, the SW must set the fault free state FSP[0] = 1
- › If an alarm, which is configured to trigger the FSP, is detected, the FSP immediately enters the fault state, FSP[0] = 0, until SW calls **`ifxSmu_releaseFSP()`** and sets the fault free state

NOTES:

- › After an Alarm, if an **`ifxSmu_releaseFSP()`** command is received within $t < T_{FSP_FS}$, the command is logged and automatically executed when T_{FSP_FS} is reached.
- › The T_{FSP_FS} is the minimum Fault state period (> 250 us), configured via the SMU_FSP register.

Introduction

› Time dual rail fault signaling protocol:




- › During Power-on Reset FSP[1;0] = 2'b 00, FSP is in the fault state
- › After Power-on Reset FSP[1;0] = 2'b 00, FSP stays in the fault state
- › After configuration, the SW must set the fault free state (***IfxSmu_releaseFSP()***)
- › If an alarm, which is configured to trigger the FSP, is detected, the FSP immediately enters the fault state, until SW calls ***IfxSmu_releaseFSP()*** and sets the fault free state

NOTES:

- › After an Alarm, if an ***IfxSmu_releaseFSP()*** command is received within $t < T_{FSP_FS}$, the command is logged and automatically executed when T_{FSP_FS} is reached.
- › The T_{FSP_FS} is the minimum Fault state period (> 250 us), configured via the SMU_FSP register.

Introduction

> Time switching protocol:




Same functionalities as the **Bi-stable FSP** (refer to previous slide), with only one difference:

- > In the fault free state, FSP[0] oscillates between logic level 0 and logic level 1 with the period T_{SMU_FSS} (duty cycle 50%) configured via the SMU_FSP register.

Hardware setup

This code example has been developed for the board
KIT_A2G_TC397_5V_TFT.



Implementation

FSP and alarm configuration:

- › The SMU configuration is protected against corruption. That is why, it is mandatory to unlock it before the configuration process using the ***IfxSmu_unlockConfigRegisters()*** function.
- › Call the iLLD function ***IfxScuWdt_clearSafetyEndinit()*** to disable the Safety Endinit protection in order to modify the SMU register.
- › To enable the software alarm 0 to trigger the FSP fault state set the register ***SMU_AG10FSP.B.FE0*** to 1
- › To enable the SMU to control the PAD configuration set the register ***SMU_PCTL.B.PCS*** to 1
- › Call the iLLD function ***IfxScuWdt_setSafetyEndinit()*** to re-enable the Safety Endinit protection.
- › To enable the transition from fault state to run state call the iLLD function ***IfxSmu_enableFaultToRunState()***
- › The port control hardware is enable and set by calling the iLLD function ***IfxSmu_setPortControlHwEnableAndDir()***
- › Then the SMU configuration is locked again using the ***IfxSmu_lockConfigRegisters()*** function.
- › The function ***IfxSmu_releaseFsp()*** switch the FSP state to fault free state.

Note: After Power-on-Reset (PORST) the FSP is in fault state.

The above functions can be found in the iLLD header ***IfxSmu.h***.

Implementation

Start the SMU state machine:

- › The SMU state machine is launched by calling the ***IfxSmu_activateRunState()*** function.

The above functions can be found in the iLLD header ***IfxSmu.h***.

Configuring the LED

The LEDs are configured and toggled by controlling the port pins to which they are connected.

In the setup phase, the port pins are configured as output push-pull mode using the function ***IfxPort_setPinMode()***.

Configuring the FSP port pin

The FSP output port pin is configured by controlling the port pin to which it is connected.

In the setup phase, the port pin is configured as output push-pull mode using the function ***IfxPort_setPinModeOutput()***. The PAD driver is configured as Automotive speed 1 using the function ***IfxPort_setPinPadDriver()***.

The above functions can be found in the iLLD header ***IfxPort.h***.


Implementation

Training scenario, after FSP and SMU initialization:

1. The Software Alarm 0 is triggered, using *lfxSmu_setAlarmStatus()* and the FSP enters the fault state.
2. After one second:
 - The alarm flag is cleared using *lfxSmu_clearAlarmStatus()*
 - The FSP release command is sent using *lfxSmu_releaseFSP()*
3. The FSP enters the **fault free state** after the time T_{FSP_FS} .

Notes:


- > FSP mode is the **Bi-stable** mode (default FSP configuration).



Run and Test


After code compilation and flashing the device, check the behavior of **LED1**, **LED2** and **LED3**:

- > **LED1** switches ON when the Alarm is triggered
- > **LED2** switches ON after one second, when the FSP release command is sent
- > **LED3** switches ON when the FSP enters the fault free state



Run and Test

Using an oscilloscope, it is possible to observe the ErrorPin (P33.8) status, which is driven by the FSP protocol:



Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-06

Published by

Infineon Technologies AG
81726 Munich, Germany

© 2020 Infineon Technologies AG.
All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

SMU_Fault_Signaling_1_KIT_TC397_TFT

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics (“Beschaffenheitsgarantie”).

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer’s compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer’s products and any use of the product of Infineon Technologies in customer’s applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies’ products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.