# SD- and eMMC Interface

AURIX<sup>™</sup> TC3xx Microcontroller Training V1.0 2020-12



Please read the Important Notice and Warnings at the end of this document

## SDMMC SD- and eMMC Interface



| Master Bus<br>Interface<br>Unit<br>Slave Bus<br>Interface<br>Unit<br>Host<br>Controller<br>Host<br>Controller<br>SD/eMMC<br>Unit<br>SD/eMMC IF<br>DWC<br>mshc controller | Highlights  |
|--|---|
|  | <ul> <li>The SD- and eMMC Interface (SDMMC)<br/>is used to enable communication with a<br/>single embedded (eMMC) memory<br/>device or a single SD- card</li> </ul> |
| Clock Interrupt<br>Control Control SDMMC   | <ul> <li>Bandwidth up to 400 Mbits/sec for eMMC<br/>devices and up to 200 Mbits/sec for SD<br/>cards</li> </ul>   |
|  |   |
| Key Features   | Customer Benefits   |
| DMA Engine   | > Data transfers without CPU overload   |
| Integrated Buffer Memory   | > 2 x 512 bytes buffer for data transfers between core and cards  |
| Interrupt Support  | > Status and error signaling  |

### SDMMC DMA Engine



- The Mobile Storage Host Controller (DWC\_mshc) contains a DMA engine for data transfer to and from the system memory.
- > Multiple modes are supported for different data transfer sizes:
  - Single operation DMA (SDMA) short data transfer: only a single SD command transaction can be executed for each SDMA operation
  - Advanced DMA-2 (ADMA2) lengthy data transfers: high data transfer speed is obtained by using the scatter gather DMA algorithm
  - Advanced DMA-3 (ADMA3) very lengthy data transfers: multiple read/write SD command operations can be performed at a time and high data transfer speed is obtained by using the scatter gather DMA algorithm
- > It supports single and burst transfers

## SDMMC Integrated Buffer Memory



- The internal buffer in the SDMMC is configured as a double buffer (2 x 512 Bytes).
- > Cards with the size less or equal to 256 GB are supported:
  - For card sizes less or equal to 2 GB, the memory addressing is using a byte addressing (32-bit field).
  - For card sizes bigger than 2 GB, the memory addressing is using sector access mode (512 B sector).
- > It can also handle FIFO over and under run conditions.

#### SDMMC Interrupt Support



- The SDMMC has two types of service requests routed to the interrupt router:
  - Status interrupts (e.g. DMA transfer completed)
  - Error interrupts (e.g. timeouts)
- Errors in either command or data portion of the transaction can be detected by setting the Error Interrupt flag, for examples:
  - Data errors: Data Timeout Error, Data CRC Error, ADMA Error
  - Command errors: Timeout for CMD\_RES, Framing Error, Header Error
- The DWC\_mshc supports the Error Interrupt Status register, which captures the interrupt status.

## SDMMC System integration

- SDMMC is the same as most of other components, connected on the System Peripheral Bus (SPB).
- The SDMMC module conforms to the following standards:
  - JEDEC eMMC 5.1 Specification JESD84-B51, Feb 2015
  - SD Specifications Part A2 SD Host Controller Standard Specification Version 4.20, August 2015
  - SD Specifications Part 1 Physical Layer Specification Version 5.00, dated February 22, 2016
  - SD Specifications Part E1 SDIO Specification Version 4.10 Sept 2014
- > With the following restrictions:
  - Maximum clock frequency 50 MHz
  - Only standard and high speed grade cards are supported
  - Only 3.3 V supply is supported



#### AURIX™ TC39x Block Diagram



Application example Software update Over The Air (SOTA)

- SDMMC module has many use cases like In-Vehicle infotainment, GPS and telematics, data recorder or Software update Over The Air (SOTA).
- > AURIX<sup>™</sup> TC3xx devices besides AURIX<sup>™</sup> TC33x have the ability to receive Software updates Over The Air (SOTA).
- The flash memory is divided in banks and when SOTA is enabled, one of these bank groups can be used to read and execute from, while another group can have new code written to it.





#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.



Edition 2020-12 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: <u>erratum@infineon.com</u>

Document reference AURIX\_Training\_2\_ SD\_and\_eMMC\_Interface

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.