**IR Interrupt Router**

**Highlights**
- Schedules the Service Requests (SRs) from external resources, internal resources and software to the CPU and the DMA module (Service Providers).
- SR cleared automatically on HW acknowledge by Interrupt Service Providers (ISP)
- Software Interrupts: 8 SW Service Requests per CPU
- Low latency arbitration around 50 ns

**Key Features**
- Mapping Service Requests to Service Providers
- Assign a priority for each Service Request

**Customer Benefits**
- Each interrupt could be configured to triggered one Service Provider (CPUx, DMA)
- Arbitration for pending Service Requests mapped to the same ISP
IR
Mapping service requests to service providers

Each service request must be configured to be serviced by one of the service provider:

- Type of Service (TOS)
  - CPUx (x=0..2): The service request is executed by the selected CPU
  - DMA: The service request triggers a DMA channel transfer
Assign a priority for each service request

A Service Request Priority Number (**SRPN**) from 0 to 255 must be assigned to each service request:

- Depending on the selected Service Provider (TOS) the SRPN presents the following:
  - **CPUx**: The interrupt priority of the related Service request (SRPN 0 is neutral)
  - **DMA**: The number of the DMA channel to be triggered.

**Arbitration**: For each ISPx, IR arbitrates among the group of pending Service Requests mapped to this ISPx. Winner of an arbitration round is the pending SR with the highest priority (SRPN number).
IR
System integration

- Each peripheral interrupt has a dedicated Service Request Node (SRN)
  - TOS and SRPN configuration, Interrupt Overflow, SW Interrupt Set/Clear
- Each Service Provider has a dedicated Interrupt Control Unit (ICU)
  - Parallel and independent arbitration for pending service requests mapped to different ISPs

Interrupt Trigger signals from:
- Peripherals
- External
- SW
In this example data is transferred from the QSPI FIFO registers to internal memory without any CPU intervention.

1. Rx Data Available Interrupt
2. Trigger DMA Channel 1 Transfer
3. DMA transfer: Copy Data from QSPI Rx FIFO to RAM
IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer’s compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer’s products and any use of the product of Infineon Technologies in customer’s applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies’ products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.