DMA_Linked_List_Mode_1
for KIT_AURIX_TC334_LK
DMA Linked List Mode usage
Scope of work

DMA Linked Lists are used to execute a series of DMA transactions without CPU intervention.

In this training, four DMA transactions are configured in DMA Linked List mode. Triggering one DMA transaction leads to the execution of all DMA transactions consecutively. An interrupt is triggered at the completion of the last DMA transaction. If DMA has correctly transferred the data, the LED driven by port pin 00.6 toggles and a new cycle starts again. Otherwise, the LED driven by port pin 00.5 turns ON and no more DMA transfers are done.
Introduction

› The Direct Memory Access (DMA) moves data from source locations to destination locations **without** the intervention of the CPU or any other on-chip devices

› Among other features, the DMA has the capability to execute a series of DMA transactions by the same DMA channel; this is ensured by the Linked List operations

› A DMA transaction in Linked List mode can be configured to **auto-start**
Introduction

A typical DMA Linked List use case is illustrated in the figure below:

- Several DMA transactions are configured and stored in RAM
- Configure DMA channel with the first Transaction Control Set (TCS1)
- Set a HW or SW DMA Channel request
- All configured DMA transactions will be executed consecutively
- Trigger an interrupt after the completion of the last DMA transaction

![DMA Request Diagram]

Copyright © Infineon Technologies AG 2021. All rights reserved.
This code example has been developed for the board KIT_A2G_TC334_LITE.
Implementation

Initialization phase

The initialization phase is ensured by the `initDmaLinkedList()` function as following:

1. DMA module initialization
   - Create the DMA module configuration:
     ```c
     IfxDma_Dma_Config dmaConfig;
     IfxDma_Dma_initModuleConfig(&dmaConfig, &MODULE_DMA);
     ```
   - Initialize the DMA software module:
     ```c
     IfxDma_Dma g_dma;
     IfxDma_Dma_initModule(&g_dma, &dmaConfig);
     ```

The functions described above are provided by the iLLD header `IfxDma_Dma.h`.
Implementation

Initialization phase

2. DMA Channel Configuration

› Create the DMA channel default configuration:

\[ \text{IfxDma\_Dma\_ChannelConfig } \text{ cfg; } \]
\[ \text{IfxDma\_Dma\_initChannelConfig( } \& \text{cfg, } \& \text{g\_dma); } \]

› DMA Linked List configuration:
  – Channel selection:
    \[ \text{cfg.channelId = IfxDma\_ChannelId\_0; } \]
  – Number of DMA transfers in the DMA transaction (16 DMA transfers per DMA transaction)
    \[ \text{cfg.transferCount = NUM\_TRANSFERED\_WORDS; } \]
  – Channel move data width (one DMA move = 32 bit)
    \[ \text{cfg.moveSize = IfxDma\_ChannelMoveSize\_32bit; } \]
  – Channel trigger mode (one DMA transaction or one DMA transfer per trigger request)
    \[ \text{cfg.requestMode = IfxDma\_ChannelRequestMode\_completeTransactionPerRequest; } \]

The functions described above are provided by the iLLD header \textit{IfxDma\_Dma\_h}. 

Copyright © Infineon Technologies AG 2021. All rights reserved.
DMA Linked List configuration (Cont.):

- Channel operation mode (DMA Linked List mode)
  
  \[
  \text{cfg.shadowControl} = \text{IfxDma\_ChannelShadow\_linkedList};
  \]

- Source and Destination buffers addresses of each DMA transaction
  
  \[
  \text{cfg.sourceAddress} = \text{g\_source[i]};
  \text{cfg.destinationAddress} = \text{g\_destination[i]};
  \]

- Address of the next Transaction Control Set (TCS) in the DMA Linked List
  
  \[
  \text{cfg.shadowAddress} = (\text{uint32} & \text{g\_linkedList[(i + 1) \% NUM\_LINKED\_LIST\_ITEMS]});
  \]

- Enable channel interrupt for the last DMA transaction
  
  \[
  \text{cfg.channelInterruptEnabled} = \text{TRUE};
  \]

- Store the configuration into RAM memory in a transaction control set format
  
  \[
  \text{IfxDma\_Dma\_initLinkedListEntry((void *) & \text{g\_linkedList[i]}, \& \text{cfg})};
  \]

- Configure DMA channel registers with the first DMA transaction parameters (\textit{if} \textit{i} == \textit{0})
  
  \[
  \text{IfxDma\_Dma\_initChannel(\& \text{g\_chn}, \& \text{cfg})};
  \]

- Enable Auto-Start feature for the subsequent DMA transactions (\textit{if} \textit{i} != \textit{0})
  
  \[
  \text{g\_linkedList[i].CHCSR.B.SCH} = 1;
  \]

The functions described above are provided by the iLLD header \textit{IfxDma\_Dma.h}. 

Copyright © Infineon Technologies AG 2021. All rights reserved.
Implementation

3. DMA Channel Interrupt configuration

› Get the DMA Channel Interrupt configuration register:
  \[ g_{\text{dmaCh0Src}} = \text{IfxDma_Dma_getSrcPointer}(&g_{\text{chn}}); \]

› Set Interrupt Service Provider (CPU0) and Priority (50):
  \[ \text{IfxSrc_init}(g_{\text{dmaCh0Src}}, \text{IfxSrc_Tos_cpu0}, \text{ISR_PRIORITY_DMA_CH0}); \]

› Enable Interrupt:
  \[ \text{IfxSrc_enable}(g_{\text{dmaCh0Src}}); \]

The function \textbf{IfxDma_Dma_getSrcPointer()} is provided by the iLLD header \textbf{IfxDma_Dma.h}.\textbf{IfxSrc_init()} and \textbf{IfxSrc_enable()} functions are provided by the iLLD header \textbf{IfxSrc.h}.
Implementation

4. LEDs Configuration:

› LEDs definition to be user friendly (Pre-processor defines):
  
  ```c
  #define PASS_LED &MODULE_P00,6
  #define FAIL_LED &MODULE_P00,5
  ```

› Configure port pins connected to LEDs in push-pull output mode:
  ```c
  IfxPort_setPinMode(PASS_LED, IfxPort_Mode_outputPushPullGeneral);
  IfxPort_setPinMode(FAIL_LED, IfxPort_Mode_outputPushPullGeneral);
  ```

› Switch off LEDs (initial state):
  ```c
  IfxPort_setPinHigh(PASS_LED);
  IfxPort_setPinHigh(FAIL_LED);
  ```

The functions described above are provided by the iLLD header `IfxPort.h`.
Implementation

Transfer phase

The data transfer phase is launched by calling the `startDmaLinkedListTransfer()` function and it includes the following:

1. Fill the DMA source buffers with data to be sent
2. Trigger a software DMA request:
   
   ```c
   IfxDma_Dma_startChannelTransaction(&g_chn);
   ```

The function `IfxDma_Dma_startChannelTransaction()` is provided by the iLLD header `IfxDma_Dma.h`. 
Implementation

Interrupt Service Routine

The Interrupt Service Routine (ISR) is a user function executed when the interrupt is triggered. In this example, the DMA channel interrupt is triggered after the completion of the last DMA transaction of the linked list.

The implemented ISR `dmaCh0ISR` ensures the following:

- Compare destination buffers to source buffers
  - In case of a data mismatch:
    - Switch On FAIL_LED: `IfxPort_setPinLow(FAIL_LED)`
    - Switch Off PASS_LED: `IfxPort_setPinHigh(PASS_LED)`
  - In case of a data match:
    - Toggle PASS_LED: `IfxPort_togglePin(PASS_LED)`
    - Clear Destination buffers
    - Trigger a new transfer request:
      `startDmaLinkedListTransfer()`

**Note:** One second delay is added between every DMA transfer operation. The delay is ensured by `wait()` function and based on STM Timer.
Run and Test

After code compilation and flashing the device, observe the LEDs’ behavior:

**Execution error:**
- LED1 (1) is On
- LED2 (2) is Off

**No Execution error:**
- LED1 (1) is Off
- LED2 (2) is toggling every one second approximately
References

› AURIX™ Development Studio is available online:
  › [https://www.infineon.com/aurixdevelopmentstudio](https://www.infineon.com/aurixdevelopmentstudio)
  › Use the „Import...“ function to get access to more code examples.

› More code examples can be found on the GIT repository:
  › [https://github.com/Infineon/AURIX_code_examples](https://github.com/Infineon/AURIX_code_examples)

› For additional trainings, visit our webpage:
  › [https://www.infineon.com/aurix-expert-training](https://www.infineon.com/aurix-expert-training)

› For questions and support, use the AURIX™ Forum:
IMPORTANT NOTICE
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer’s compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer’s products and any use of the product of Infineon Technologies in customer’s applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS
Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies’ products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.