# CPU\_Trap\_Recognition\_1 for KIT\_AURIX\_TC297\_TFT TRAP error recognition and reaction

AURIX<sup>™</sup> TC2xx Microcontroller Training V1.0.1



Please read the Important Notice and Warnings at the end of this document



### This example shows how to identify the root cause of a trap.

The tutorial describes what types of traps are supported by the AURIX<sup>™</sup> microcontroller, their root causes and how to identify them. AURIX<sup>™</sup> architecture supports different types of traps. Three different traps can be provoked with this example and the tutorial guides the user through the needed steps to observe the root cause of each trap.




## Introduction

- A trap occurs as a result of an event such as a Non-Maskable Interrupt (NMI), an instruction exception, a memory management exception or an illegal access. Traps are always active; they cannot be disabled by software.
- The TriCore<sup>™</sup> architecture specifies eight general classes for traps. Each trap class has its own trap handler. Within each class, specific traps are distinguished by a Trap Identification Number (TIN).
- Traps can be further classified as synchronous or asynchronous, and as hardware or software generated.
- > Three different combinations of trap types are supported:
  - Synchronous and hardware generated
  - Asynchronous and hardware generated
  - Synchronous and software generated



### Hardware setup

This code example has been developed for the board KIT\_AURIX\_TC297\_TFT\_BC-Step.



Name

Synch. /

HW/

Definition

### Supported traps

TIN

### The following table provides an overview about all supported traps and their types:

							ext managen		
		Asynch.	SW		1	FCD	Synch.	HW	Free Context List Depletion (FCX = LCX).
Clas	s 0 — MMU				2	CDO	Synch.	HW	Call Depth Overflow.
0	VAF	Synch.	HW	Virtual Address Fill.	3	CDU	Synch.	HW	Call Depth Underflow.
1	VAP	Synch.	нw	Virtual Address Protection.	4	FCU	Synch.	HW	Free Context List Underflow (FCX = 0).
<u>+</u>		1		Virtual Address Protection.	5	CSU	Synch.	HW	Call Stack Underflow (PCX = 0).
Clas	-	nal Protectior	_ ·	1	6	CTYP	Synch.	HW	Context Type (PCXI.UL wrong).
1	PRIV	Synch.	HW	Privileged Instruction.	7	NEST	Synch.	HW	Nesting Error: RFE with non-zero call depth
2	MPR	Synch.	HW	Memory Protection Read.	Clas	ss 4 — Syst	em Bus and P	eripheral	Errors
3	MPW	Synch.	HW	Memory Protection Write.	1	PSE	Synch.	HW	Program Fetch Synchronous Error.
4	MPX	Synch.	HW	Memory Protection Execution.	2	DSE	Synch.	HW	Data Access Synchronous Error.
5	MPP	Synch.	нw	Memory Protection Peripheral Access.	3	DAE	Asynch.	HW	Data Access Asynchronous Error.
6	MPN	Synch.	HW	Memory Protection Null Address.	4	CAE	Asynch	HW	Coprocessor Trap Asynchronous Error.
0		-		-	5	PIE	Synch	HW	Program Memory Integrity Error.
7	GRWP	Synch.	HW	Global Register Write Protection.	6	DIE	Asynch	HW	Data Memory Integrity Error.
Clas	s 2 — Instru	uction Errors			7	TAE	Asynch	HW	Temporal Asynchronous Error
1	IOPC	Synch.	HW	Illegal Opcode.	Clas		tion Traps		
2	UOPC	Synch.	нw	Unimplemented Opcode.	1	OVF	Synch.	SW	Arithmetic Overflow.
3	OPD	Synch.	HW	Invalid Operand specification.	2	SOVF	Synch.	SW	Sticky Arithmetic Overflow.
2				1 1					
4	ALN	Synch.	HW	Data Address Alignment.	Clas	ss 6 — Syst			
5	MEM	Synch.	HW	Invalid Local Memory Address.		SYS	Synch.	SW	System Call.
					Clas	s 7 - Non-	Maskable Int	errupt	20 20 
					0	NMI	Asynch.	HW	Non-Maskable Interrupt.

Name

TIN

infineon

Definition

HW/

SW

Synch. /

Asynch.

Class 3 - Context Management



#### Trap types

#### > Synchronous traps:

- Synchronous traps are associated with the execution or attempted execution of specific instructions or with attempts to access a virtual address that requires the intervention of the memory-management system.
- The trap is triggered and serviced immediately.

#### > Asynchronous traps:

- Since asynchronous traps are associated with hardware conditions, they are similar to interrupts.
- They are routed via the trap vector.
- Some asynchronous traps are triggered indirectly from instructions, that have been previously executed, but the direct association with the instructions causing the trap is lost.

#### > Hardware traps:

- Hardware traps are generated in response to exception conditions detected by the hardware.
- In most, but not all cases, the exception conditions are associated with the attempted execution of a particular instruction.

#### > Software traps:

 Software traps are generated as an intentional result of executing a system call or an assertion instruction.

#### Trap handling

- When a trap occurs, a trap identifier is generated by hardware. The trap identifier has two components that can be used to determine more information about the trap and why it was caused (refer to slide <u>Supported traps</u>):
  - The Trap Class Number (TCN)
  - The Trap Identification Number (TIN)
- In most cases, the debugger will stop the code execution within one of eight trap handlers (implemented in the iLLD header *lfxCpu\_Trap.c*)
- An instance of the structure *lfxCpu\_Trap* is declared within each trap handler. When a trap occurs, the instance provides four information fields about the trap:
  - *tCpu*: Which CPU caused the trap
  - **tClass**: TCN, Class of the trap (refer to slide <u>Supported traps</u>)
  - *tld*: TIN, Id of the trap (refer to slide <u>Supported traps</u>)
  - tAddr: Return Address (RA) (refer to the <u>next slide</u>)

#### **Return Address**

- > The Return Address (RA) might help to locate the specific line of code which caused the trap.
- The return address, which is stored in the instance of the *lfxCpu\_Trap* structure, is read from the return address register A[11].
- > Depending on the **trap type**, the return address is different:
  - For most of the synchronous traps, the return address is the 32-bit Program Counter (PC) of the instruction that caused the trap. (The PC holds the address of the instruction which is currently running when the core is halted.)
  - On a **System Call (SYS)** trap, triggered by the SYSCALL instruction, the return address points to the instruction immediately following SYSCALL.
  - A Free Context List Depletion (FCD) trap is generated after a context save operation that causes the free context list becoming "almost empty".

The responsible for the FCD trap can be a hardware interrupt or a trap handler. The operation responsible for the context save normally is completed before the FCD trap is executed. Because of this, the return address of the FCD trap is the first instruction of the trap/interrupt/called routine or the instruction following a Save Lower Context (SVLCX) or Begin Interrupt Service Routine (BISR) instruction.

 For an asynchronous trap, the return address is the address of the instruction that would have been executed next, if the asynchronous trap had not been triggered.



#### Additional debug information

- The bit field ERROR\_ADDRESS of the Data Error Address Register (DEADD) contains the trap address information for the data memory. The content of the DEADD register is valid if the Data Synchronous Trap Register (DSTR) or the Data Asynchronous Trap Register (DATR) register are non-zero (depending on the trap type). The bit fields in the DSTR and the DATR registers can provide additional information about the trap (refer to the TC29x B-Step User's Manual).
  - These information are valid in case of the following traps:
    - Data Address Alignment (ALN)
    - Data Access Synchronous Error (DSE)
    - Data Access Asynchronous Error (DAE)
    - Invalid Local Memory Address (MEM)
    - Memory Protection Write (MPW)
    - Memory Protection Read (MPR)
    - Memory Protection Peripheral Access (MPP)
    - Memory Protection Null Address (MPN)



#### Additional debug information

- The Program Memory Interface Synchronous Trap Register (PSTR) contains synchronous trap information for the program memory system. The register is updated with trap information for Program Fetch Synchronous Error traps (PSE).
- The Program (or Data) Integrity Error Address Register (PIEAR / DIEAR) and the Program (or Data) Integrity Error Trap Register (PIETR / DIETR) can be interrogated to determine the source of the Program (or Data) Memory Integrity Error (PIE / DIE) more precisely.

#### Trap provocation

- > Three different combinations of trap types can be provoked in this example:
  - Synchronous Hardware trap
  - Asynchronous Hardware trap
  - Synchronous Software trap
- The trap provocation is implemented in the function *run\_trap\_provocation()* and can be started by setting one of the three *g\_provokeXYTrap* (X = Synchronous / Asynchronous; Y = Hardware / Software) variables.
- The implemented code for the first two traps is based on the MTU\_MBIST\_1 and SMU\_IR\_Alarm\_1 examples. For further information on the code, please refer to the specific tutorials.
- The third trap is provoked by using two instructions: \_\_mtcr() (Move To Core Register) and trapv (assembly code). For further information on these instructions, please refer to the TriCore™ TC1.6.1 core architecture manual - Instruction set manual.
- For a better understanding of the trap behavior, the required code instructions used to avoid the cause of each trap, are implemented and can be activated by setting the AVOID\_PROVOCATION macro to true.



After code compilation and flashing the device, perform the following steps:

- Add the three variables "g\_provokeSynchronousHardwareTrap",
   "g\_provokeAsynchronousHardwareTrap" and "g\_provokeSynchronousSoftwareTrap" in the Expressions window of the debugger.
- > Add the three registers DEADD, DATR and DSTR in the Expressions window of the debugger.

🗱 Variables 💁 Breakpoints 🛱 Expressions 🖾		🖄 🍻 🖻 🖶 🗶 🎇 📑 😁 🔻 🗖
Expression	Туре	Value
g_provokeSynchronousHardwareTrap	unsigned short	0
g_provokeAsynchronousHardwareTrap	unsigned short	0
g_provokeSynchronousSoftwareTrap	unsigned short	0
> IIII GRP( CPU ).REG( CPU0_DEADD )	Unsigned / Readable,Writeable	0x0
> IN GRP( CPU ).REG( CPU0_DATR )	Unsigned / Readable,Writeable	0x0
> IIII GRP( CPU ).REG( CPU0_DSTR )	Unsigned / Readable,Writeable	0x0
🚽 Add new expression		



#### 1.1 Synchronous hardware trap

Provoke the synchronous hardware trap by setting the value of "a provoke Synchronous Hardware Trap" in the "Expressions" wind

"g\_provokeSynchronousHardwareTrap" in the "Expressions" window to "1".

- > Press the "Resume" button to start the program.
- > Observe the following information:
  - The debugger stopped in the *lfxCpu\_Trap\_busError()* function (*lfxCpu\_Trap.c*).
  - The "Variables" window of the debugger displays the "trapWatch" structure and the value of its parameters.
  - The trap is provoked by CPU0, it is a trap of class 4, the trap id is 2 and the Return Address (RA) is 0x80000042 (2147483714<sub>10</sub>).
  - It is a Data Access Synchronous Error (<u>Trap table</u>, class 4 and tin 2).



#### **1.2 Synchronous hardware trap**

- > Observe the following information:
  - The call stack in the "Debug" window displays the function which was called before the trap occurred (in this case the function *run\_trap\_provocation()*, the address displayed behind this function equals the Return Address (RA)).
  - By clicking on this function, the debugger jumps to the specific code line in the *CPU\_Trap\_Recognition.c* file and to the corresponding assembly line in the "Disassembly" window. The address of the assembly line equals the Return Address (RA).

🎋 Debug 🛛 🧏 🧏	7		
✓ ☆ CPU_Trap_Recognition_1 [TASKING C/C++ Debugger]			
🗸 🔐 Generic Infineon AURIX Board [taskingdebugger.exe]			
✓ IP Thread [core 0] (Suspended : User Request)			
IfxCpu_Trap_busError() at IfxCpu_Trap.c:178 0x80000e86			
run_trap_provocation() at CPU_Trap_Recognition.c:85 0x80000042	CPU_Trap_Recognition.c 🛛 📝 IfxCpu_Trap.c		
core0_main() at Cpu0_Main.c:57 0x800000d6	59@ <b>void run_trap_provocation(void)</b> 60 {		
✓ m <sup>®</sup> Thread [core 1] (Suspended) ≡ core1_main() at 0x8000021c	<pre>60 {     if(g_provokeSynchronousHardwareTrap) /* Code is based     62 {</pre>	🎬 Disassembly 🛛 🔡 O	utline
✓ 🖗 Thread [core 2] (Suspended)	63 /* Get pointer to Read Data and Bit Flip Register 64 Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0	000000008000002c:	movh.a a15,#0x6000
IfxScuCcu_getOscFrequency() at IfxScuCcu.c:449 0x80001044	65	00000008000030:	lea a15,[a15]0x4
IfxScuCcu_getPIIFrequency() at IfxScuCcu.c:518 0x8000106c	66 #if AVOID_PROVOCATION	00000008000034:	ld.hu d15,[a15]0x0
IfxScuCcu_getSourceFrequency() at IfxScuCcu.c:568 0x80001100	67 IfxMtu_enableModule(); /* Enable MTU clock */ 68 IfxScuWdt_clearSafetyEndinit(IfxScuWdt_getSafe	00000008000038:	jz d15,0x8000004
IfxCpu_waitEvent() at IfxScuCcu.h:1.125 0x80000428	69 IfxMtu enableMbistShell(MBIST_REGISTER); /* En	76	Ifx MC *mc = (Ifx M
core1_main() at 0x8000021a	70 #endif	000000008000003a:	movh.a a15,#0xf006
	71	000000008000003e;	lea a15,[a15]0x63
	<pre>72 /* Modify register value. If the steps above are n 73 mc-&gt;RDBFL[0].U++;</pre>		
	74	85	<pre>mc-&gt;RDBFL[0].U++;</pre>
	75 #if AVOID_PROVOCATION	> 00000008000042:	ld.hu d15,[a15]0xa0
	76 IfxScuWdt_setSafetyEndinit(IfxScuWdt_getSafety 77 #endif	000000080000046:	add d15,#0x1
	// #endit	000000080000048:	st.h [a15]0xa0,d15
		76	Ifx MC *mc = (Ifx M
		0000000800004c:	jg 0x80000096



#### 1.3 Synchronous hardware trap

- > Observe the following additional information:
  - The LBE bit field in the DSTR register is set (Load Bus Error Data load from bus causing error, refer to AURIX<sup>™</sup> TC29x B-Step User's Manual).
  - The **DEADD** register displays the address 0xf00663a0, which is the address of the modified register which caused the trap.
  - By running a file search (Search -> File) for the address, the search finds the specific RDBFL0 register which equals the modified MBIST DMA register.

*> Variables 💁 Breakpoints 🗟 Expressions 🕸			
Expression	Туре	Value	
g_provokeSynchronousHardwareTrap	unsigned short	1	
🕪 g_provokeAsynchronousHardwareTrap	unsigned short	0	
😔 g_provokeSynchronousSoftwareTrap	unsigned short	0	
Hit GRP( CPU ).REG( CPU0_DEADD )	Unsigned / Readable,Writeable	0xf00663a0	
IIII GRP( CPU ).REG( CPU0_DATR )	Unsigned / Readable,Writeable	0x0	
Bill GRP( CPU ).REG( CPU0_DSTR )	Unsigned / Readable,Writeable	0x4	
<sup>38課</sup> SRE	Readable,Writeable	0x0	
1888 GAE	Readable,Writeable	0x0	
388 LBE	Readable,Writeable	0x1	
IRIF RES	Readable,Writeable	0x0	emory 🔗 Search 🕮 🛛 🕂 🖂 😓 🖗
1888 CRE	Readable,Writeable	0x0	
388 RES_6	Readable,Writeable	UXU	663a0' - 1 match in workspace
		_	CPU_Trap_Recognition_1
		~	🔁 Libraries
			🗸 🧁 Infra
			🗸 🗁 Sfr
			✓ (⇒ TC29B)
			🗸 🗁 _Reg
			✓ 💽 lfxMc_reg.h
			14.220: #define MC83_RDBFL0 /*linte(923)*/ (*(volatile lfx_MC_RDBFL*)0xF00663AQ



#### 2.1 Asynchronous hardware trap

- > Restart the program by pressing the "Restart" button in the debugger.
- Provoke the asynchronous hardware trap by setting the value of "g provokeAsynchronousHardwareTrap" in the "Expressions" window to "1".
- > Press the "Resume" button to start the program.
- > Observe the following information:
  - The debugger stopped in the *lfxCpu\_Trap\_busError()* function (*lfxCpu\_Trap.c*).
  - The "Variables" window of the debugger displays the "*trapWatch*" structure and the values of its parameters.
  - The trap is provoked by CPU0, it is a trap of class 4, the trap id is 3 and the Return Address (RA) is 0x80000038 (2147483704<sub>10</sub>).
  - It is a Data Access Asynchronous Error (<u>Trap table</u>, class 4 and tin 3).



### 2.2 Aynchronous hardware trap

- > Observe the following information:
  - The call stack in the "Debug" window displays the function which was called before the trap occurred (in this case the function *run\_trap\_provocation()*, the address displayed behind this function equals the Return Address (RA)).
  - By clicking on this function, the debugger jumps to the specific code line in the *CPU\_Trap\_Recognition.c* file and to the corresponding assembly line in the "Disassembly" window. The address of the assembly line equals the return address.
  - Because it is an asynchronous trap, the specific code line is **not** pointing to the line which is causing the trap. It is the code line of the instruction that would have been executed next, if the asynchronous trap had not been triggered.
  - Since there is no other instruction within the function *run\_trap\_provocation()*, it is impossible to find the line of code by using the Return Address (RA) in this example.

🏘 Debug 🖾 🐘	CPU_Trap_Recognition.c 🖾 🖻 lfxCpu_Trap.c 🗟 lfxCpu_CStart0.c 📓 lfxCpu.d 🞬 Disassembly 🕮 🚼 Outline
* CPU_Trap_Recognition_1 [TASKING C/C++ Debugger]	59# void run_trap_provocation(void)         00000008000020:         movh.a         a15,#0x8000           60 {         00000008000024:         lea         a15,[a15]0x474
Generic Infineon AURIX Board [taskingdebugger.exe]	1 if(g_provokeSynchronousHardwareTrap) /* Code is based on E 000000000000021: 120 al5
✓	62 { 00000000002a: ret
IfxCpu_Trap_busError() at IfxCpu_Trap.c:178 0x80000e86	63 /* Get pointer to Read Data and Bit Flip Register of s 64 Ifx MC *mc = (Ifx MC *)(IFXMTU MC ADDRESS BASE + 0x100 0000000800002c: movh.a a15,#0x6000
run_trap_provocation() at CPU_Trap_Recognition.c:61 0x80000038	65 000000080000030: lea a15,[a15]0x4
core0_main() at Cpu0_Main.c:57 0x800000d6	66         #if AVOID_PROVOCATION         000000080000034:         ld.hu         d15,[a15]0x0           67         IfxMtu enableModule(); /* Enable MTU clock */         >00000008000038:         jz         d15,0x8000004e
IP Thread [core 1] (Suspended : User Request)	68 IfxScuWdt_clearSafetyEndinit(IfxScuWdt_getSafetyWa 64 Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE
core1_main() at 0x8000021c	69         IfxMtu_enableMbistShell(MBIST_REGISTER); /* Enable         00000000000003a:         movh.a         a15,#0xf006           70         #endif         000000000000000000000000000000000000
<ul> <li></li></ul>	71 73 mc->RDBFL[0].U++;
IfxScuCcu_getPIIFrequency() at IfxScuCcu.c:518 0x80001070	72 /* Modify register value. If the steps above are not d 0000000080000042: ld.hu d15,[a15]0xa0 000000080000046: add d15,#0x1
IfxScuCcu_getSourceFrequency() at IfxScuCcu.c:568 0x80001100	73 mc->RDFL[0].0++, 74 000000080000048: st.h [a15]0xa0,d15
IfxCpu_waitEvent() at IfxScuCcu.h:1.125 0x80000428	75 #if AVOID_PROVOCATION 64 Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE 00000008000004c: jg 0x80000096
core1_main() at 0x8000021a	77 #endif else if(g_provokeAsynchronousHardwareTrap) /* Code
	78 } 00000000000000000000000000000000000



#### 2.3 Asynchronous hardware trap

- > Due to the fact that the Return Address (RA) cannot be used, the following information might help to locate the cause of the trap:
  - The SBE bit field in the DATR register is set (Store Bus Error Data store to bus causing error, refer to AURIX<sup>™</sup> TC29x B-Step User's Manual).
  - The **DEADD** register displays the address 0xf003682c, which is the address of the modified register that caused the trap.
  - By running a file search (Search -> File) for the address, the search finds the specific
     SMU\_AGC register which equals the modified register. The name of the modified register helps to find the code line which is causing the trap (By using another search for "AGC").

(x)= Variables 💁 Breakpoints 🛱 Expressions 🖾			🖳 Console 🔲 Properties 🔝 Problems 🛷 Search 😂 🖷 Progress
Expression	Туре	Value	'AGC' - 2.938 matches in workspace
60= g_provokeSynchronousHardwareTrap	unsigned short	0	✓ ☑ CPU_Trap_Recognition_1
g_provokeAsynchronousHardwareTrap	unsigned short	1	V 😂 Libraries
og_provokeSynchronousSoftwareTrap	unsigned short	0	✓ (⇒ iLLD)
> IIII GRP( CPU ).REG( CPU0_DEADD )	Unsigned / Readable,Writeable	0xf003682c	✓ (≥ TC29B)
✓ <sup>IIII</sup> GRP( CPU ).REG( CPU0_DATR )	Unsigned / Readable,Writeable	0x8	→ Pricore
ISIN RES	I Memory		
ISI SBE	'0xf003682c' - 2 matches in workspace		> 😕 Gtm
INIT RES_3	✓ GPU_Trap_Recognition_1	•	> 🗁 Smu
188 CWE	<ul> <li>Libraries</li> </ul>		> 🗁 Infra
188 CFE	v 🗁 Infra		✓ ☑ CPU_Trap_Recognition.c
188 RES_6	v ≥ Sfr		89: MODULE_SMU AGC B.IGCS0 = 1;
188 SOE			
1888 SME	✓ ➢ TC29B		
1888 RES_9	✓ ≥ _Reg		
> IIII GRP( CPU ).REG( CPU0_DSTR )	✓ ☑ IfxSmu_reg.h		- (020) + ( ( - L - L) - ( - C + L) + C C + ( - C + L) - C C + ( - C + L) - ( - L) - (
Add new expression	101: #defit	ne SMU_AGC /*lin	e(923)*/ (*(volatile lfx_SMU_AGC*) <u>0xF003682C</u> u)



#### 3.1 Synchronous software trap

- > Restart the program by pressing the "Restart" button in the debugger.
- Provoke the synchronous software trap by setting the value of "g\_provokeSynchronousSoftwareTrap" in the "Expressions" window to "1".
- > Press the "Resume" button to start the program.
- > Observe the following information:
  - The debugger stopped in the *lfxCpu\_Trap\_assertion()* function (*lfxCpu\_Trap.c*).
  - The "Variables" window of the debugger displays the "trapWatch" structure and the value of its parameters.
  - The trap is provoked by CPU0, it is a trap of class 5, the trap id is 1 and the Return Address (RA) is 0x80000090 (2147483792<sub>10</sub>).
  - It is an Arithmetic Overflow Error (<u>Trap table</u>, class 5 and tin 1).



#### 3.2 Synchronous software trap

- > Observe the following information:
  - The call stack in the "Debug" window displays the function which was called before the trap occurred (in this case the function *run\_trap\_provocation()*, the address displayed behind this function equals the Return Address (RA)).
  - By clicking on this function, the debugger jumps to the specific code line in the *CPU\_Trap\_Recognition.c* file and to the corresponding assembly line in the "Disassembly" window. The address of the assembly line equals the Return Address (RA).

≱ Debug 🕮 🦮	
<ul> <li></li></ul>	
IfrCpu_Trap_assertion() at IfrCpu_Trap.c:189 0x80000e42	CPU_Trap_Recognition.c 🕴 🖻 IfxCpu_Trap.c 🔹 IfxCpu_CStart(
<pre>run_trap_provocation() at CPU_Trap_Recognition.c:109 0x80000090.</pre>	97 else if(g provokeSynchronousSoftwareTrap)
<pre>core0_main() at Cpu0_Main.c:57 0x800000d6</pre>	98 {
✓	99 Ifx CPU PSW psw; /* Variable of the ty
core1_main() at 0x8000021c	100 /* Get register content of the Program
✓	101 psw.U =mfcr(CPU_PSW); # Disassembly 22 B: Outline
■ IfxScuCcu_getPllFrequency() at IfxScuCcu.c:518 0x8000106c ■ IfxScuCcu_getSourceFrequency() at IfxScuCcu.c:568 0x80001100	102         psw.B.V = 1; /* Set the overflow bit         102         psw.B.V = 1; /* Set the overflow bit in the PSV reg:           103         000000000000000000000000000000000000
■ IfxCpu_waitEvent() at IfxScuCcu.h:1.125 0x80000428 ■ core1_main() at 0x8000021a	104         #if AVOID_PROVOCATION         0000000000000888:         mtcr         #0xfe04,d15           105         psw.B.V = 0; /* Reset the overflox         109        asm("trapv"); /* TRAPV instruction (trap on overflow)
	#endif         > 00000008000090:         trapv           107         101         psw.U =mfcr(CPU_PSW);
	107 108 mtcr(CPU PSW,psw.U); /* Write modif: 115 } 108 mtcr(CPU PSW,psw.U); /* Write modif: 115 }
	109asm("trapv"); /* TRAPV instruction 000000000000000000000000000000000000
	110         }         000000000000000000000000000000000000

### References











- AURIX<sup>™</sup> Development Studio is available online: >
- https://www.infineon.com/aurixdevelopmentstudio
- Use the *"Import…"* function to get access to more code examples. >
- More code examples can be found on the GIT repository: >
- https://github.com/Infineon/AURIX code examples >
- For additional trainings, visit our webpage: >
- https://www.infineon.com/aurix-expert-training >
- For questions and support, use the AURIX<sup>™</sup> Forum: >
- https://www.infineonforums.com/forums/13-Aurix-Forum >



## Revision history

Revision	Description of change				
V1.0.1	Fixed version of core architecture manual				
V1.0.0	Initial version				

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.



Edition 2020-12 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: <u>erratum@infineon.com</u>

Document reference CPU\_Trap\_Recognition\_1 \_KIT\_TC297\_TFT

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.