20W 12V SMPS Demo Board with ICE3RBR1765JG

AN-DEMO-3RBR1765JG

About this document

Scope and purpose

This document is an engineering report that describes universal input 20 W 12 V off-line flyback converter power supply using Infineon CoolSET™ F3R family, ICE3RBR1765JG (DSO16/12). The converter is operated in Discontinuous Conduction Mode, 65 kHz fixed frequency, low standby power and various mode of protections for a high reliable system. This demo board is designed to evaluate the performance of ICE3RBR1765JG in ease of use.

Intended audience

This document is intended for power supply design/application engineer, students, etc.) who wish to design low cost and high reliable systems of off-line Switched Mode Power Supply (SMPS) for enclosed adapter, blu-ray/DVD player, set-top box, game console, smart meter, auxiliary power supply of white goods, PC, server, etc.

Table of Contents

About this document **1**

1 Abstract **3**

2 Demonstrator board **4**

3 Specifications of Demonstrator Board **5**

4 Circuit description **6**

4.1 Line input 6

4.2 Start up 6

4.3 Operation mode 6

4.4 Soft start 6

4.5 RCD clamper circuit 6

4.6 Peak current control of primary current 6

4.7 Output stage 6

4.8 Feedback and regulation 7

4.9 Active burst mode 7

4.10 Jittering and soft gate drive 7

4.11 Protection function 7

5 Circuit diagram **9**

6 PCB layout **11**

6.1 Top side 11

6.2 Bottom side 11

7 Bill of material **12**

8 Transformer construction **13**

9 Test results **14**

9.1 Efficiency, regulation and output ripple 14

9.2 Standby power 16

9.3 Line regulation 16

Abstract

9.4 Load regulation 17
9.5 Maximum input power 17
9.6 ESD immunity (EN61000-4-2) 17
9.7 Surge immunity (EN61000-4-5) 17
9.8 Conducted emissions (EN55022 class B) 18
9.9 Thermal measurement 20
10 Waveforms and scope plots 21
10.1 Startup at low/high AC line input voltage with maximum load 21
10.2 Soft start 21
10.3 Frequency jittering 22
10.4 Drain and current sense voltage at maximum load 22
10.5 Load transient response (Dynamic load from 10% to 100%) 23
10.6 Output ripple voltage at maximum load 23
10.7 Output ripple voltage at burst mode 1 W load 24
10.8 Active burst mode 24
10.9 VCC over voltage protection 25
10.10 Over load protection 25
10.11 VCC under voltage/Short optocoupler protection 26
10.12 External auto restart enable 26
11 References 27
Revision History 27

1 Abstract

This document is an engineering report of an universal input 20 W 12 V off-line flyback converter power supply utilizing F3R CoolSET™ ICE3RBR1765JG. The application demo board is operated in Discontinuous Conduction Mode (DCM) and is running at 65 kHz fixed switching frequency. It has a single output voltage with secondary side control regulation. It is especially suitable for small power supply such as enclosed adapter, blu-ray/DVD player, set-top box, game console, smart meter or open frame auxiliary power supply of white goods, PC, server, etc. Besides having the basic features of the F3 CoolSET™ such as Active Burst Mode, propagation delay compensation, soft gate drive, auto restart protection for serious fault (Vcc over voltage protection, Vcc under voltage protection, over temperature, over-load, open loop and short opto-coupler), it also has the BiCMOS technology design, built-in soft start time, built-in and extendable blanking time, frequency jitter feature with built-in jitter period and external auto-restart enable, etc. The key features of this product are the best-in-class low standby power and the good EMI performance.

2 Demonstrator board

This document contains the list of features, the power supply specification, schematic, bill of material and the transformer construction documentation. Typical operating characteristics such as performance curve and scope waveforms are showed at the rear of the report.

Figure 1 DEMO-3RBR1765JG (Top View)



Figure 2 DEMO-3RBR1765JG (Bottom view)

3 Specifications of Demonstrator Board

Table 1 Specifications of DEMO-3RBR1765JG

Input voltage and frequency	85 V_{AC} (60 Hz) ~ 265 V_{AC} (50Hz)
Output voltage, current and power	12 V, 1.67 A, 20 W
Dynamic load response (10% to 100% load, slew rate at 1.5 A/µs, 100 Hz)	±3% of nominal output voltage ($V_{ripple\_p\_p}$ < 140 mV)
Output ripple voltage (full load, 85 V_{AC} ~ 265 V_{AC})	±1% of nominal output voltage ($V_{ripple\_p\_p}$< 60 mV)
Active mode four point average efficiency (25%, 50%, 75%, 100% load) (EU CoC Version 5, Tier 2) 10% load efficiency (EU CoC Version 5, Tier 2)	> 86% at 115 V_{AC} and 230 V_{AC} > 80% at 115 V_{AC} and 230 V_{AC}
No load power consumption (EU CoC Version 5, Tier 1)	< 50 mW at 265 V_{AC}
Conducted emissions (EN55022 class B)	Pass with 8 dB margin
ESD immunity (EN61000-4-2)	Level 3 (±12 kV for both contact and air discharge)
Surge immunity (EN61000-4-5)	Installation class 3 (±1 kV for line to line and ±2 kV for line to earth)
Form factor case size (L x W x H)	(99 x 44 x 24) mm^3

4 Circuit description

4.1 Line input

The AC line input side comprises the input fuse F1 as over-current protection. The choke L11, X2-capacitors C11 and Y1-capacitor C12 act as EMI suppressors. Optional spark gap device SA1, SA2 and varistor VAR can absorb high voltage stress during lightning surge test. After the bridge rectifier BR1 and the input bulk capacitor C13, a voltage of 100 to 375 V_{DC} is present which depends on input voltage.

4.2 Start up

Since there is a built-in startup cell in the ICE3RBR1765JG, no external start up resistor is required. The startup cell is connecting the drain pin of the IC. Once the voltage is built up at the drain pin of the ICE3RBR1765JG, the startup cell will charge up the VCC capacitor C16 and C17. When the VCC voltage exceeds the turn on threshold 18 V, the IC starts up. Then the VCC voltage is bootstrapped by the auxiliary winding to sustain the operation.

4.3 Operation mode

During operation, the VCC pin is supplied via a separate transformer winding with associated rectification D12 and buffering C16 and C17.In order not to exceed the maximum voltage at VCC pin due to poor coupling of transformer winding, an external zener diode ZD11 and resistor R13 can be added.

4.4 Soft start

The soft start is a built-in function and is set at 20 ms.

4.5 RCD clamper circuit

While turns off the CoolMOS™, the clamper circuit R11, C15 and D11 absorbs the current caused by transformer leakage inductance once the voltage exceeds designed clamp voltage. Finally drain to source voltage is lower than the maximum break down voltage of CoolMOS™.

4.6 Peak current control of primary current

The CoolMOS™ drain source current is sensed via external shunt resistors R14 and R14A which determine the tolerance of the current limit control. Since ICE3RBR1765JG is a current mode controller, it would have a cycle-by-cycle primary current and feedback voltage control which can make sure the maximum power of the converter is controlled in every switching cycle. Besides, the patented propagation delay compensation is implemented to ensure the maximum input power can be controlled in an even tighter manner. The demo board shows approximately ±0.2.19% of average maximum input power (Figure 12).

4.7 Output stage

On the secondary side the power is coupled out by a schottky diode D21. The capacitor C22 provides energy buffering following with the LC filter L21 and C24 to reduce the output voltage ripple considerably. Storage capacitor C22 is selected to have an internal resistance as small as possible (ESR) to minimize the output voltage ripple.

4.8 Feedback and regulation

The output voltage is controlled using a TL431 (IC21). This device incorporates the voltage reference as well as the error amplifier and a driver stage. Compensation network C25, C26, R24, R25 and R26 constitutes the external circuitry of the error amplifier of IC21. This circuitry allows the feedback to be precisely matched to dynamically varying load conditions and provides stable control. The maximum current through the optocoupler diode and the voltage reference is set by using resistors R22 and R23. Optocoupler IC12 is used for floating transmission of the control signal to the “Feedback” input via capacitor C18 of the ICE3RBR1765JG control device. The optocoupler used meets DIN VDE 884 requirements for a wider creepage distance.

4.9 Active burst mode

At light load condition, the SMPS enters into Active Burst Mode. At this start, the controller is always active and thus the VCC must always be kept above the switch off threshold $V_{CCoff} \geq 10.5$ V. During active burst mode, the efficiency increases significantly and at the same time it supports low ripple on V_{OUT} and fast response on load jump. When the voltage level at FB falls below 1.35 V, the internal blanking timer starts to count. When it reaches the built-in 20 ms blanking time, it will enter Active Burst Mode. The Blanking Window is generated to avoid sudden entering of Burst Mode due to load jump.

During Active Burst Mode the current sense voltage limit is reduced from 1.03 V to 0.34 V so as to reduce the conduction losses and audible noise. All the internal circuits are switched off except the reference and bias voltages to reduce the total VCC current consumption to below 450 µA. At burst mode, the FB voltage is changing like a saw tooth between 3 and 3.5 V. To leave Burst Mode, FB voltage must exceed 4 V. It will reset the Active Burst Mode and turn the SMPS into Normal Operating Mode. Maximum current can then be provided to stabilize V_{OUT}.

4.10 Jittering and soft gate drive

In order to reduce the emissions of electromagnetic interference (EMI) due to switching noise, the ICE3RBR1765JG is implemented with frequency jittering and soft gate drive. The jitter frequency is internally set to 65 kHz (± 2.6 kHz) and the jitter period is 4 ms.

4.11 Protection function

Protection is one of the major factors to determine whether the system is safe and robust. Therefore sufficient protection is necessary. ICE3RBR1765JG provides all the necessary protections to ensure the system is operating safely. The protections include VCC over voltage, over load/open loop, VCC under voltage/short optocoupler, over temperature, external protection enable and brownout. When those faults are found, the system will go into auto restart which means the system will stop for a short period of time and restart again. If the fault persists, the system will stop again. It is then until the fault is removed, the system resumes to normal operation. A list of protections and the failure conditions are showed in the below table.

Table 2 Protection function of ICE3RBR1765JG

Protection function	Failure condition	Protection Mode
Vcc Overvoltage	1. V_{VCC} > 20.5 V and FB > 4.0 V & during soft start period 2. V_{VCC} > 25.5 V	Auto Restart
Overtemperature (controller junction)	T_J > 130°C	Auto Restart
Overload / Open loop	V_{FB} > 4.0 V, last for 20 ms and extended blanking time (Extended blanking time counted from charging V_{BA} from 0.9 V to 4.0 V)	Auto Restart
Vcc Undervoltage / Short Optocoupler	V_{VCC} < 10.5 V	Auto Restart
Auto Restart enable	V_{BA} < 0.33 V	Auto Restart

5 Circuit diagram



Figure 3 Schematic of DEMO-3RBR1765JG

Circuit diagram

Note: General guideline for layout design of Printed Cirduit Board (PCB):

1. *Star ground at bulk capacitor C13: all primary grounds should be connected to the ground of bulk capacitor C13 seperately in one point. It can reduce the switching noise going into the sensitive pins of CoolSET™ device effectively. The primary star ground can be split into five groups as follows,*
    i. *Signal ground includes all small signal grounds connecting to the CoolSET™ GND pin such as filter capacitor ground C17, C18, C19 and opto-coupler ground.*
    ii. *VCC ground includes the VCC capacitor ground C16 and the auxiliary winding ground, pin 5 of the power transformer.*
    iii. *Current Sense resistor ground includes current sense resistor R14 and R14A.*
    iv. *EMI return ground includes Y capacitor C12.*
    v. *DC ground from bridge rectifier, BR1*
2. *Filter capacitor close to the controller ground: Filter capacitors, C17, C18 and C19 should be placed as close to the controller ground and the controller pin as possible so as to reduce the switching noise coupled into the controller.*
3. *High voltage traces clearance: High voltage traces should keep enough spacing to the nearby traces. Otherwise, arcing would incur.*
    i. *400 V traces (positive rail of bulk capacitor C13) to nearby trace: > 2.0 mm*
    ii. *600V traces (drain voltage of CoolSET™ IC11) to nearby trace: > 2.5 mm*
4. *Recommended minimum 232 mm^2 copper area at drain pin to add on PCB for better thermal performance.*
5. *Power loop area (bulk capacitor C13, primary winding of the transformer TR1 (Pin 1 and 3), IC11 Drain pin, IC11 CS pin and current sense resistor R14/R14A) should be as small as possible to minimize the switching emission.*

6 PCB layout

6.1 Top side



Figure 4 Top side component legend

6.2 Bottom side



Figure 5 Bottom side copper and component legend

7 Bill of material

Table 3 Bill of material (V0.2)

No.	Designator	Description	Part Number	Manufacturer	Quantity
1	BR1	600V/1A	S1VBA60	Shindengen	1
2	C11	0.1µF/305V	B329221C3104K	Epcos	1
3	C12	2.2nF/250V	DE1E3KX222MA4BN01F	Murata	1
4	C13	33µF/450V	450BXC33MEFC16X25	Rubycon	1
5	C15	1nF/600V	GRM31A7U2J102JW31D9	Murata	1
6	C16	22µF/50V	50PX22MEFC5X11	Rubycon	1
7	C17, C19	100nF/50V	GRM188R71H104KA93D	Murata	1
8	C18, C26	1nF/50V	GRM1885C1H102GA01D	Murata	2
9	C22	1200uF/16V	16ZLK1200M10X20	Rubycon	1
10	C24	680uF/16V	16ZLH680MEFC8X16	Rubycon	1
11	C25	220nF/50V	GRM188R71H224KAC4D	Murata	1
12	D11	0.8A/600V	D1NK60	Shindengen	1
13	D12	0.5A/200V	GL34D		1
14	D21	30A/100V	STPS30M100SFP		1
15	F1	1.6A/300V	36911600000		1
16	HS1	Heat Sink(D21)	577202B00000G		1
17	IC11	ICE3AR1765JG	ICE3AR1765JG	Infineon	1
18	IC12	SFH617A-3(DIP-4)	SFH617A-3		1
19	IC21	TL431BVLPG(T0-92)	TL431BVLPG		1
20	L11	47mH/0.5A	B82731M2501A030	Epcos	1
21	L21	2.2uH/4.3A	744 746 202 2	Wurth Electronics	1
22	R11	100kΩ /2W/500V	PR02000201003JR500		1
23	R12	10Ω(0603)			1
24	R14	1.5Ω/0.33W/1206/±1%	ERJ8BQF1R5V		1
25	R14A	1.6Ω/0.33W/1206/±1%	ERJ8BQF1R6V		1
26	R22	820Ω/0603			1
27	R23	1.2kΩ/0603			1
28	R24	68kΩ/0603			1
29	R25	38kΩ/1%/0603			1
30	R26	10kΩ/1%/0603			1
31	TR1	516µH (70:12:15)	750343053	Wurth Electronics	1
32	Test point	BA,FB,CS,Drain,Vcc,Gnd			1
33	VAR	0.25W/300V	B72207S2301K101	Epcos	1
34	(L N), (+12V Com)	Connector	691102710002(WE)	Wurth Electronics	2

8 Transformer construction

Core and material: EE20/10/6(EF20), TP4A (TDG)

Bobbin: 14-Pins, THT, Horizontal Version (070-5643)

Primary Inductance, L_P=516 µH (±10%), measured between pin 1 and pin 3

Manufacturer and part number: Wurth Electronics Midcom (750343053)



Start	Stop	No. of turns	Wire size	Layer
3	2	35	1 x AWG#30	1/2 Primary
14	12	12	1 x Litz TIW (7 x AWG#31)	Secondary
2	1	35	1 x AWG#30	1/2 Primary
6	5	15	1 x AWG#30	Auxiliary



Figure 6 Transformer structure

9 Test results

9.1 Efficiency, regulation and output ripple

Table 4 Efficiency, regulation & output ripple

Input (V_{AC}/Hz)	P_{in} (W)	V_{out} (V_{DC})	I_{out} (A)	V_{out_RPP} (mV)	P_{out} (W)	Efficiency (η) (%)	Average η (%)	OLP P_{in} (W)	OLP I_{out} (A)
85 V_{AC}/60 Hz	0.0345	12.09	0.00	40				32.00	2.20
	2.39	12.09	0.17	49	2.06	86.00			
	5.88	12.09	0.42	13	5.08	86.36	84.71		
	11.72	12.09	0.83	16	10.03	85.62			
	17.92	12.09	1.25	18	15.11	84.33			
	24.45	12.08	1.67	22	20.17	82.51			
115 V_{AC}/60 Hz	0.0346	12.09	0.00	41				33.43	2.31
	2.37	12.09	0.17	49	2.06	86.72			
	5.82	12.09	0.42	13	5.08	87.25	86.54		
	11.51	12.09	0.83	16	10.03	87.18			
	17.48	12.09	1.25	18	15.11	86.46			
	23.66	12.08	1.67	21	20.17	85.26			
230 V_{AC}/50 Hz	0.0375	12.09	0.00	44				32.10	2.36
	2.40	12.09	0.17	54	2.06	85.64			
	5.88	12.09	0.42	13	5.08	86.36	87.64		
	11.40	12.09	0.83	15	10.03	88.02			
	17.12	12.09	1.25	18	15.11	88.27			
	22.95	12.08	1.67	20	20.17	87.90			
265 V_{AC}/50 Hz	0.0393	12.09	0.00	42				32.90	2.39
	2.42	12.09	0.17	57	2.06	84.93			
	5.93	12.09	0.42	13	5.08	85.63	87.38		
	11.45	12.09	0.83	14	10.03	87.64			
	17.13	12.09	1.25	18	15.11	88.22			
	22.92	12.08	1.67	20	20.17	88.02			



Figure 7 Efficiency vs AC line input voltage



Figure 8 Efficiency vs output power at 115 V_{AC} and 230 V_{AC} line

9.2 Standby power



Figure 9 Standby power at no load vs AC line input voltage (measured by Yokogawa WT310HC power meter - integration mode)

9.3 Line regulation



Figure 10 Line regulation Vout at full load vs AC line input voltage

9.4 Load regulation



Figure 11 Load regulation V_{out} vs output power

9.5 Maximum input power



Figure 12 Maximum input power (before over-load protection) vs AC line input voltage

9.6 ESD immunity (EN61000-4-2)

Pass EN61000-4-2 Level 3 (±12 kV for both contact and air discharge).

9.7 Surge immunity (EN61000-4-5)

Pass EN61000-4-5 Installation class 3 (±1 kV for line to line and ±2 kV for line to earth).

9.8 Conducted emissions (EN55022 class B)

The conducted EMI was measured by Schaffner (SMR4503) and followed the test standard of EN55022 (CISPR 22) class B. The demo board was set up at maximum load (10 W) with input voltage of 115 V_{AC} and 230 V_{AC}.



Figure 13 Conducted emissions(Line) at 115 V_{AC} and maximum Load



Figure 14 Conducted emissions(Neutral) at 115 V_{AC} and maximum Load



Figure 15 Conducted emissions(line) at 230 V_{AC} and maximum Load



Figure 16 Conducted emissions(Neutral) at 230 V_{AC} and maximum Load

Pass conducted emissions EN55022 (CISPR 22) class B with 8 dB margin (Quasi Peak).

9.9 Thermal measurement

The thermal test of open frame demo board was done using an infrared thermography camera (TVS-500EX) at ambient temperature 25°C. The measurements were taken after two hours running at full load.

Table 5 Hottest temperature of demo board

No.	Major component	85 V_{AC} (°C)	265 V_{AC} (°C)
1	IC11 (ICE3RBR1765JG)	66.5	55.3
2	BR1	58.1	37.7
3	L11	81.5	37.7
4	TR1	59.4	58.3
5	D21	49.3	50.6
6	R11	54.5	49.1
7	R14	53.9	40.4
8	Ambient	25	25



Figure 17 Infrared thermal image of DEMO-3RBR1765JG

10 Waveforms and scope plots

All waveforms and scope plots were recorded with a TELEDYNELECROY 606Zi oscilloscope.

10.1 Startup at low/high AC line input voltage with maximum load

	
C1 (Yellow) : Drain voltage (V_D) C2 (Purple) : Supply voltage (V_{VCC}) C2 (Blue) : Feedback voltage (V_{FB}) C2 (Green) : BA voltage (V_{BA})	C1 (Yellow) : Drain voltage (V_D) C2 (Purple) : Supply voltage (V_{VCC}) C2 (Blue) : Feedback voltage (V_{FB}) C2 (Green) : BA voltage (V_{BA})
Startup time at 85 V_{AC} & maximum load ≈ 538 ms	Startup time at 265 V_{AC} & maximum load ≈ 538 ms

Figure 18 Startup

10.2 Soft start



C1 (Yellow) : Current sense voltage (V_{CS}) C2 (Purple) : Supply voltage (V_{VCC}) C2 (Blue) : Feedback voltage (V_{FB}) C2 (Green) : BA voltage (V_{BA})
Soft start time at 85 V_{AC} and maximum load ≈ 19 ms

Figure 19 Soft start

10.3 Frequency jittering



C1 (Yellow)	: Drain voltage (V_{Drain})
F2 (Yellow)	: Frequency track of C1
Frequency jittering at 85 V_{AC} and maximum load ≈ 63.79 kHz ~ 68.87 kHz, Jitter period is ≈ 3.85 ms	

Figure 20 Frequency jittering

10.4 Drain and current sense voltage at maximum load





C1 (Yellow)	: Drain voltage (V_{Drain})	C1 (Yellow)	: Drain voltage (V_{Drain})
C2 (Purple)	: Current sense voltage (V_{CS})	C2 (Purple)	: Current sense voltage (V_{CS})
At 85 V_{AC}	: V_{Drain_peak} ≈ 278 V : On duty cycle ≈ 39%	At 265 V_{AC}	: V_{Drain_peak} ≈ 542 V : On duty cycle ≈ 11%

Figure 21 Drain and current sense voltage at maximum load

10.5 Load transient response (Dynamic load from 10% to 100%)

	
C1 (Yellow) : Output ripple voltage (V_{out}) C2 (Purple) : Output current (I_{out})	C1 (Yellow) : Output ripple voltage (V_{out}) C2 (Purple) : Output current (I_{out})
$V_{ripple\_pk\_pk}$ at 85 V_{AC} ≈ 136 mV (Load change from 10% to 100% at 85 V_{AC},100 Hz,0.4 A/µs slew rate) Probe terminal end with decoupling capacitor of 0.1 µF(ceramic) and 1 µF(Electrolytic), 20 MHz filter	$V_{ripple\_pk\_pk}$ at 265 V_{AC} ≈ 136 mV (Load change from10% to 100% at 265 V_{AC},100 Hz,0.4 A/µs slew rate) Probe terminal end with decoupling capacitor of 0.1 µF(ceramic) and 1 µF(Electrolytic), 20 MHz filter

Figure 22 Load transient response

10.6 Output ripple voltage at maximum load

	
C1 (Yellow) : Output current (I_{out}) C2 (Purple) : Output ripple voltage (V_{out})	C1 (Yellow) : Output current (I_{out}) C2 (Purple) : Output ripple voltage (V_{out})
$V_{ripple\_pk\_pk}$ at 85 V_{AC} ≈ 20 mV Probe terminal end with decoupling capacitor of 0.1 µF(ceramic) and 1 µF(Electrolytic), 20 MHz filter	$V_{ripple\_pk\_pk}$ at 265 V_{AC} ≈ 20 mV Probe terminal end with decoupling capacitor of 0.1 µF(ceramic) and 1 µF(Electrolytic), 20 MHz filter

Figure 23 Output ripple voltage at maximum load

10.7 Output ripple voltage at burst mode 1 W load

	
C1 (Yellow) : Output current (I_{out}) C2 (Purple) : Output ripple voltage (V_{out})	C1 (Yellow) : Output current (I_{out}) C2 (Purple) : Output ripple voltage (V_{out})
$V_{ripple\_pk\_pk}$ at 85 V_{AC} ≈ 47 mV Probe terminal end with decoupling capacitor of 0.1 µF(ceramic) and 1 µF(Electrolytic), 20 MHz filter	$V_{ripple\_pk\_pk}$ at 265 V_{AC} ≈ 51 mV Probe terminal end with decoupling capacitor of 0.1 µF(ceramic) and 1 µF(Electrolytic), 20 MHz filter

Figure 24 Output ripple voltage at burst mode 1 W load

10.8 Active burst mode

	
C1 (Yellow) : Current sense voltage (V_{CS}) C2 (Purple) : Supply voltage (V_{VCC}) C2 (Blue) : Feedback voltage (V_{FB}) C2 (Green) : BA voltage (V_{BA})	C1 (Yellow) : Current sense voltage (V_{CS}) C2 (Purple) : Supply voltage (V_{VCC}) C2 (Blue) : Feedback voltage (V_{FB}) C2 (Green) : BA voltage (V_{BA})
Condition to enter burst: V_{FB} < 1.35 V and last for 20 ms (load change form full load to 1 W load)	Condition to leave burst: V_{FB} > 4.0 V (load change form 1 W load to full load)

Figure 25 Active burst mode at 85 V_{AC}

10.9 VCC over voltage protection



C1 (Yellow) : Drain voltage (V_D)
C2 (Purple) : Supply voltage (V_{VCC})
C2 (Blue) : Feedback voltage (V_{FB})
C2 (Green) : BA voltage (V_{BA})

Condition to enter VCC over voltage protection: V_{CC} > 25.5 V
V_{CC} > 20.5 V and V_{FB} > 4.0 V and during soft start
(Short the diode of optocoupler(Pin 1 and 2 of IC12) during system operating at 85 V_{AC}, 0.4 A load)

Figure 26 VCC overvoltage protection

10.10 Over load protection



C1 (Yellow) : Drain voltage (V_D)
C2 (Purple) : Supply voltage (V_{VCC})
C2 (Blue) : Feedback voltage (V_{FB})
C2 (Green) : BA voltage (V_{BA})

Condition to enter over load protection: V_{FB} > 4.0 V, last for 20 ms and extended blanking time
(output load change from full load to 3 A at 85 V_{AC})

Figure 27 Over load protection

10.11 VCC under voltage/Short optocoupler protection



C1 (Yellow) : Drain voltage (V_D)
C2 (Purple) : Supply voltage (V_{VCC})
C2 (Blue) : Feedback voltage (V_{FB})
C2 (Green) : BA voltage (V_{BA})

Condition to enter VCC under voltage protection: $V_{CC} < 10.5$ V
(short the transistor of optocoupler(Pin 3 and 4 of IC12) during system operating at full load and release at 85 V_{AC})

Figure 28 VCC under voltage/short optocoupler protection

10.12 External auto restart enable



C1 (Yellow) : Drain voltage (V_D)
C2 (Purple) : Supply voltage (V_{VCC})
C2 (Blue) : Feedback voltage (V_{FBB})
C2 (Green) : BA voltage (V_{BA})

Condition to enter external protection enable: $V_{BA} < 0.33$ V
(short BA pin to Gnd by 10 Ω resistor during system operating at full load and 85 V_{AC})

Figure 29 External auto restart enable

11 References

[1] ICE3RBR1765JG datasheet, Infineon Technologies AG

[2] AN-PS0025-CoolSET F3R DIP-8, DIP-7, DSO-16/12 new jitter version design guide-V2.2

Revision History

Major changes since the last revision

Page or Reference	Description of change
--	First release.

Edition 2016-04-15

Published by

Infineon Technologies AG

81726 Munich, Germany

Do you have a question about this document?

Email: erratum@infineon.com

Document reference
ANDEMO_201510_PL21_008