



# Reset voltage and timing requirements for MIRRORBIT™ Flash

## About this document

#### Scope and purpose

AN99123 describes the considerations of reset control signal timing when using MIRRORBIT<sup>™</sup> NOR flash devices in an application.

## **Table of contents**

Abou	It this document	
Table	e of contents	
1	Synopsis	
2	Applicable device families	
3	Parameters of interest	
4	Reset requirements – 90 nm process node products	
4.1	Power-on-reset requirements	5
4.1.1	Power-on-reset timing	5
4.2	Warm-reset requirements	6
4.2.1	Warm-reset timing while embedded operation not in progress	6
4.2.2	Warm-reset timing while embedded operation in progress	6
5	Reset requirements - 65 nm process node products	
5.1	Power-on-reset requirements	8
5.1.1	Power-on-reset timing	8
5.2	Warm-reset requirements	8
5.2.1	Warm-reset timing	9
6	Reset requirements - 65 nm/45 nm MIRRORBIT™ products	
6.1	Power-on-reset Requirements	10
6.1.1	Power-up sequencing	10
6.1.2	Power-on-reset timing	11
6.2	Warm-reset requirements	11
6.2.1	Warm-reset timing	12
Revis	sion history	13



Synopsis

## 1 Synopsis

MIRRORBIT<sup>™</sup> NOR flash has several unique reset control signal timing requirements. Timing requirements vary by MIRRORBIT<sup>™</sup> processes and families. System designers must accommodate these requirements for reliable operation.



## Applicable device families

## 2 Applicable device families

- 90 nm MIRRORBIT<sup>™</sup> process: S29GLxxxP, S29WSxxxP
- 65 nm MIRRORBIT<sup>™</sup> process: S29VS/XSxxxR
- 65 nm MIRRORBIT<sup>™</sup> process: S29GLxxxS (≤ 1 GBit), S70GL02GS
- 45 nm MIRRORBIT<sup>™</sup> process: S29GLxxxT (≤ 1 GBit), S70GL02GT



### Parameters of interest

3 Parameters of interest	
VLKO	Low VCC lock-out voltage
t <sub>vcs</sub>	V <sub>cc</sub> > V <sub>cc-MIN</sub> setup requirement prior to RESET# negation or CE# assertion
t <sub>vios</sub>	$V_{IO} > V_{IO-MIN}$ setup requirement prior to RESET# negation or CE# assertion
t <sub>RP</sub>	RESET# pulse width (assertion period)
t <sub>RH</sub>	RESET# high requirement prior to CE# assertion
t <sub>ready</sub>	Period from RESET# assertion to RY/BY# negation
t <sub>RB</sub>	PERIOD from RY/BY# negation to CE# assertion



Reset requirements - 90 nm process node products

## Reset requirements – 90 nm process node products

Reset conditions are required for the 90 nm MIRRORBIT<sup>™</sup> devices because of circuit changes implemented to reduce die size and to improve endurance of Advanced Sector Protection PPB bits. The power-on-reset and warm reset requirements for these new device families are reviewed in this section.

## 4.1 **Power-on-reset requirements**

During Power-On,  $V_{CC}$  should rise monotonically and must remain greater than  $V_{LKO}$  during all reset operations.  $V_{IO}$  can either be tied to  $V_{CC}$  or can be driven to a different voltage level. In the latter case,  $V_{IO}$  must exceed  $V_{IO\_MIN}$ before RESET# is negated and must be maintained between  $V_{IO\_MIN}$  and  $V_{CC}$  +100 mV.

During V<sub>cc</sub> ramp-up, RESET# must be asserted (low). From the time when V<sub>cc</sub> exceeds V<sub>cc\_MIN</sub>, RESET# must remain asserted for a period of  $t_{vcs}$ ) prior to negation (see **Figure 1**). Control signal transitions can be initiated  $t_{RH}$  following RESET# negation.

### 4.1.1 **Power-on-reset timing**

#### Table 190 nm process node products - power-on-reset timing

Parameter	Description	S29WSxxxP	S29GLxxxP
t <sub>vcs</sub>	V <sub>cc</sub> setup time to CE# assertion (min)	30 µs	35 µs
t <sub>vios</sub>	V <sub>Io</sub> setup time to CE# assertion (min)	30 µs	35 µs
t <sub>RH</sub>	RESET# high prior to CE# assertion (min)	200 ns	200 ns

Note:

4

- 1. For S29WSxxxP, V<sub>cc</sub> ramp rate must exceed 1V/400 µs otherwise a hardware reset would be required.
- 2. For S29WSxxxP, VIO pin is named V<sub>cc</sub>Q.
- 3.  $V_{cc}$  and  $V_{lo}$  (resp.  $V_{cc}Q$ ) must be ramped up simultaneously for proper power-up.
- 4. If RESET# is not stable for t<sub>vcs</sub> or t<sub>vios</sub>: The device does not permit any read and write operations, a valid read operation returns FFh and a hardware reset is required.



Figure 1 90 nm process node products- power-on reset timing



Reset requirements - 90 nm process node products

## 4.2 Warm-reset requirements

Warm-reset, also known as hard reset, requires RESET# to pulse from high to low to high. timing requirements vary by the state of the device prior to RESET# assertion, specifically whether or not the device is performing an embedded operation (program or erase operation in progress).

During warm-reset operations,  $V_{CC}$  must be maintained greater than  $V_{LKO}$ .

## 4.2.1 Warm-reset timing while embedded operation not in progress

In the event of the warm-reset being initiated when an embedded operation is not in progress (see **Figure 2**), the internal reset operation requires  $t_{RP}$  to be completed. Control signal transitions can be initiated  $t_{RH}$  following internal reset operation completion. RY/BY# will stay in the ready state as the device operates during non-embedded operations.

The typical implementation would have RESET# asserted for at least the time required to complete the internal reset operation and a short delay following RESET# negation prior to initiating control signal transitions.

#### Table 290 nm process node products - warm reset timing - embedded operation not in progress

Parameter	Description	S29WSxxxP	S29GLxxxP
t <sub>RP</sub>	RESET# pulse width (min)	30 µs	35 µs
t <sub>RH</sub>	RESET# high prior to CE# assertion (min)	200 ns	200 ns





## 4.2.2 Warm-reset timing while embedded operation in progress

In the event of the warm-reset being initiated when an embedded operation is in progress (see **Figure 3**), the internal reset operation requires  $t_{READY}$  to be completed.  $t_{READY}$  is comprised of the time required to gracefully exit an embedded programming operation, followed by the standard internal reset operation and the set-up time from reset operation completion until a control signal transition detection can be guaranteed.

The complete reset operation is triggered by the falling edge of RESET#. RESET# must remain asserted for a period of  $t_{RP}$ . Control signals transition can be initiated by  $t_{READY}$  after the falling edge of RESET#.

Table 3 90 nm process node products - warm reset timing - embedded operation	in progress
--	-------------

Parameter	Description	S29WSxxxP	S29GLxxxP
t <sub>READY</sub>	RESET# assertion to RY/BY# negation (min)	30.2 μs	35.2 μs
t <sub>RB</sub>	RY/BY# high to CE# assertion (min)	0 ns	0 ns
t <sub>RP</sub>	RESET# Pulse Width (min)	30 µs	35 µs



### Reset requirements - 90 nm process node products

Parameter	Description	S29WSxxxP	S29GLxxxP
t <sub>RH</sub>	RESET# high prior to CE# assertion (min)	200 ns	200 ns

Note:

1. For S29WSxxxP and S29GLxxxP,  $t_{READY} = t_{RP} + t_{RH}$ . No additional waiting time is required.

A typical implementation would have RESET# asserted a period of  $t_{READY}$  with a short delay from RESET# negation before asserting CE# and initiating a read operation.

An alternate implementation is asserting RESET# for a shorter period of  $t_{RP}$  and employing a delay loop to prevent flash control signal accesses for  $t_{READY}$  from the assertion of RESET#.

An additional option is to monitor RY/BY# following the rising edge of a RESET# pulse at least t<sub>RP</sub> in duration. When RY/BY# is detected high, control signal transitions can be initiated.



Figure 3 90 nm Process node products - warm reset timing – embedded operation in progress



Reset requirements - 65 nm process node products

## 5 Reset requirements - 65 nm process node products

Reset conditions are required for the 65 nm MIRRORBIT<sup>™</sup> devices because of circuit changes implemented to reduce die size. The power-on-reset and warm reset requirements for these new device families are reviewed in this section.

## 5.1 **Power-on-reset requirements**

During Power-On, the  $V_{cc}$  and  $V_{lo}$  ramp rate could be non-linear. However,  $V_{cc}$  and  $V_{lo}$  must remain greater than  $V_{LKO}$  during all reset operations. It is also recommended to ramp up those two signals simultaneously.

## 5.1.1 Power-on-reset timing

#### Table 4 65 nm process node products - power-on-reset timing

Parameter	Description	S29VS/XSxxxR
t <sub>vcs</sub>	V <sub>cc</sub> setup time to CE# assertion (min)	300 µs
t <sub>vios</sub>	$V_{10}$ setup time to CE# assertion (min)	300 μs
t <sub>RH</sub>	RESET# high prior to CE# assertion (min)	200 ns
t <sub>RP</sub>	RESET# Pulse Width (min)	50 ns
t <sub>RPH</sub>	RESET# Low to CE# Low (min)	10 µs

Note:

- 1.  $V_{cc}$  and  $V_{lo}$  ramp rate could be non-linear.
- 2. RESET# must be high after  $V_{cc}$  and  $V_{lo}$  are higher than  $V_{cc}$  minimum.
- 3. The sum of  $t_{RP}$  and  $t_{RH}$  must be equal to or greater than  $t_{RPH}$ .



Figure 4 65 nm process node products - power-on reset timing

## 5.2 Warm-reset requirements

Warm-reset, also known as hard reset, requires RESET# to pulse from high to low to high. Starting from the 65 nm MIRRORBIT<sup>™</sup> products, the warm reset timing requirements will be totally independent from the state of the device prior to RESET# assertion, namely whether an embedded operation was in progress or not.

During warm-reset operations,  $V_{CC}$  must be maintained greater than  $V_{LKO}$ .

During warm-reset (see **Figure 5**), the internal reset operation requires  $t_{RP}$  to be completed. Control signal transitions may be initiated  $t_{RH}$  following RESET# negation.



Reset requirements - 65 nm process node products

## 5.2.1 Warm-reset timing

Table 5 65 nm process node products - warm reset timing	Table 5	) process node products - warm reset timing
---	---------	---

Parameter	Description	S29VS/XSxxxR
t <sub>RPH</sub>	RESET# low to CE# Low (min)	10 µs
t <sub>RP</sub>	RESET# pulse width (min)	50 ns
t <sub>RH</sub>	RESET# high prior to CE# assertion (min)	200 ns

Note:

- 1. The sum of  $t_{RP}$  and  $t_{RH}$  must be equal to or greater than  $t_{RPH}$ .
- 2. CE#, OE# and WE# must be at logic high during Reset Time.

The typical implementation would have RESET# asserted for at least the time required to complete the internal reset operation and a short delay following RESET# negation prior to initiating control signal transitions.

An equally effective and alternate implementation for the 65 nm MIRRORBIT<sup>™</sup> devices is asserting RESET# for a short period followed by a long delay to allow the completion of the internal reset operation prior to initiating control signal transitions.



Figure 5 65 nm process node products – warm reset timing



Reset requirements - 65 nm/45 nm MIRRORBIT<sup>™</sup> products

## 6 Reset requirements - 65 nm/45 nm MIRRORBIT<sup>™</sup> products

Reset conditions are required for the 65 nm and 45 nm MIRRORBIT<sup>™</sup> devices because of circuit changes implemented to reduce die size. The power-on-reset and warm reset requirements for these new device families are reviewed in this section.

## 6.1 **Power-on-reset Requirements**

During power-on,  $V_{cc}$  and  $V_{lo}$  ramp rate could be non-linear. However,  $V_{cc}$  and  $V_{lo}$  must remain greater than  $V_{LKO}$  during all reset operations. It is also recommended to ramp up those two signals simultaneously.

## 6.1.1 Power-up sequencing

 $V_{cc}$  must always be greater than or equal to  $V_{I0}$  ( $V_{cc} \ge V_{I0}$ ).  $V_{I0}$  must track the rise and fall of  $V_{cc}$  within 200 mV ( $V_{I0} \ge V_{cc} - 200$  mV) when  $V_{I0}$  is below the  $V_{I0}$  minimum.

The device ignores all inputs until a time delay of  $t_{VCS}$  has elapsed after the moment that  $V_{CC}$  and  $V_{IO}$  both rise above, and stay above, the minimum  $V_{CC}$  and  $V_{IO}$  thresholds. During  $t_{VCS}$  the device is performing power on reset operations.

Parameter	Description	S29GLxxxS ≤ 1 Gbit	S70GL02GS	S29GLxxxT ≤ 1 Gbit	S70GL02GT	
t <sub>vcs</sub>	V <sub>cc</sub> setup time to CE# assertion (min)	300 µs	600 µs	300 µs	600 µs	
t <sub>vios</sub>	V <sub>IO</sub> setup time to CE# assertion (min)	300 µs	600 μs	300 µs	600 μs	

Table 6 65 nm/45 nm MIRRORBIT<sup>™</sup> products - power-up timing





65 nm/45 nm MIRRORBIT™ products - power-up timing



#### Reset requirements - 65 nm/45 nm MIRRORBIT<sup>™</sup> products

## 6.1.2 Power-on-reset timing

#### Table 765 nm/45 nm MIRRORBIT™ products - power-on-reset timing

Parameter	Description	S29GLxxxS ≤ 1 Gbit	S70GL02GS	S29GLxxxT ≤ 1 Gbit	S70GL02GT
t <sub>vcs</sub>	V <sub>cc</sub> setup time to CE# assertion (min)	300 µs	600 µs	300 µs	600 µs
t <sub>vios</sub>	V <sub>IO</sub> setup time to CE# assertion (min)	300 µs	600 µs	300 µs	600 µs
t <sub>RH</sub>	RESET# high prior to CE# assertion (min)	50 ns	50 ns	50 ns	50 ns
t <sub>RP</sub>	RESET# pulse width (min)	200 ns	200 ns	200 ns	200 ns
t <sub>RPH</sub>	RESET# low to CE# low (min)	35 µs	70 µs	35 µs	70 µs

Note:

- 1. V<sub>cc</sub> and V<sub>I0</sub> ramp rate could be non-linear.
- 2. RESET# Low is optional during POR. If RESET# is asserted during POR, the later of  $t_{RPH}$ ,  $t_{VIOS}$ , or  $t_{VCS}$  will determine when CE# may go Low. If RESET# remains low after  $t_{VIOS}$ , or  $t_{VCS}$  is satisfied,  $t_{RPH}$  is measured from the end of  $t_{VIOS}$ , or  $t_{VCS}$ . RESET# must also be high  $t_{RH}$  before CE# goes low.
- 3. The sum of  $t_{RP}$  and  $t_{RH}$  must be equal to or greater than  $t_{RPH}$ .
- *4. RY/BY# pin is low during power-up.*



Figure 7 65 nm/45 nm MIRRORBIT<sup>™</sup> products – power-on-reset timing

### 6.2 Warm-reset requirements

Warm-reset, also known as hard reset, requires RESET# to pulse from high to low to high. For the 65 nm and 45 nm MIRRORBIT<sup>™</sup> products, the warm reset timing requirements will be also totally independent from the state of the device prior to RESET# assertion, namely whether an embedded operation was in progress or not.

During warm-reset operations,  $V_{CC}$  must be maintained greater than  $V_{LKO}$ .

During warm-reset (see **Figure 8**), the internal reset operation requires  $t_{RP}$  to be completed. Control signal transitions may be initiated  $t_{RH}$  following RESET# negation.



#### Reset requirements - 65 nm/45 nm MIRRORBIT<sup>™</sup> products

### 6.2.1 Warm-reset timing

Parameter	Description	S29GLxxxS ≤ 1 Gbit	S70GL02GS	S29GLxxxT ≤ 1 Gbit	S70GL02GT	
t <sub>RPH</sub>	RESET# low to CE# Low (min)	35 µs	70 µs	35 µs	70 µs	
t <sub>RP</sub>	RESET# pulse width (min)	200 ns	200 ns	200 ns	200 ns	
t <sub>RH</sub>	RESET# high prior to CE# assertion (min)	50 ns	50 ns	50 ns	50 ns	

#### Table 8 65 nm/45 nm MIRRORBIT<sup>™</sup> products - warm reset timing

Note:

- 1. The sum of  $t_{RP}$  and  $t_{RH}$  must be equal to or greater than  $t_{RPH}$ .
- 2. CE#, OE# and WE# are recommended to be at logic high during Reset Time.

The typical implementation would have RESET# asserted for at least the time required to complete the internal reset operation and a short delay following RESET# negation prior to initiating control signal transitions.

An equally effective and alternate implementation for the 65 nm and 45 nm MIRRORBIT<sup>™</sup> devices is asserting RESET# for a short period followed by a long delay to allow the completion of the internal reset operation prior to initiating control signal transitions.



Figure 8 65 nm/45 nm MIRRORBIT<sup>™</sup> products - warm reset timing



## **Revision history**

## **Revision history**

Document version	Date of release	Description of changes	
**	2006-11-14 to	Initial version	
	2010-10-04	Removed all references to AM29LVxxxM, MBM29PLxxxM, S29GLxxxM, S29GLxxxA	
		Added POR and Reset requirements for 90 nm, 65 nm and 65 nm Eclipse products	
*A	2015-10-22	Updated in template	
*В	2017-09-05	Updated logo and Copyright	
*C	2018-10-17	Removed references to 110 nm products	
		Removed references to S29NSxxxP, S29GLxxxR, S29WSxxxR and S29NSxxxR	
		Updated with the 45nm products requirements	
*D	2021-03-30	Updated to Infineon template	
*E	2022-01-18	Updated to Infineon branding and style	

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-01-18 Published by Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Go to www.cypress.com/support

Document reference 001-99123 Rev. \*E

#### **IMPORTANT NOTICE**

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of noninfringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.