

# **Understanding Load Capacitance and Access Time**

Author: Russell Hanabusa

AN98567 examines how capacitive load added by placing multiple devices on the same trace affects read access time.

# 1 Introduction

Sometimes a design engineer can be tempted to place multiple devices on the same trace. This is especially true if there is no defined bus standard and reducing costs is critical. However, each of these devices will add its input capacitance to the trace which can cause problems. This paper examines how this added capacitive load effects read access time.

# 2 Total Capacitive Load

The total capacitive load is defined as the sum of the input capacitance of all the other devices sharing the trace. Note that the capacitance of the device driving the trace is not included. If the total load capacitance on a trace exceeds the output capacitance specification of the driving device then this total load capacitance is defined as 'excessive'. Typically a device input is specified with about 10 [pf] of capacitive load.

### 3 Non-Excessive Output Delay


If the total capacitive load is not excessive then the device's data sheet AC parameters should be used to determine the output delay of the device.

# 4 'Excessive' Output Delay

If the total load capacitance is excessive there is no guarantee for the operation of the device. However, usually the effect of the excessive load capacitance will be to slow the voltage transitions on the trace. This delay will roughly increase with the capacitance. Note that signal integrity problems could also arise from the addition of the devices to the trace.

# 5 Measurement of Voltage Transition Time verses Load Capacitance

Measurements of voltage transition time were taken for various load capacitances. The voltage transition time is defined as the time from the initial output voltage change to the opposite logical voltage threshold. In Figure 1 a popular CPLD device drives a 2.5 [mm] (~ 1 inch) trace. The trace has no stubs. The following load capacitance values were used: 0 [pf], 10 [pf], 49 [pf], 100 [pf], and 220 [pf].



The following figures show a rising voltage observed at the end of the trace. These figures show that as load capacitance increases the rise time slows. Figure 2 shows that it takes about 0.5 [ns] to transition from 0.0 [V] to +2.4 [V] (logic level high).




Figure 2. Signal Transition with No Load

Figure 3 shows that with a 10 [pf] load capacitor 1.2 [ns] is needed to transition from 0.0 [V] to logic level high.




Figure 3. Signal Transition with 10 [pf] Load

**CYPRESS** 



Figure 4 shows that with a 100 [pf] load capacitor 4.4 [ns] is needed to transition from 0.0 [V] to logic high.





Figure 4. Signal Transition with 100 [pf] Load

### 6

# Transition Time verses Load Capacitance

Figure 5 shows the transition time for these various load capacitors. The Y-axis is in nanoseconds [ns] the X-axis is in picofarads [pf].







It can be seen from Figure 5 that the time is proportional to load capacitance. In this particular case it is about 1 [ns] for every additional 25 [pf] of load capacitance over the range from 10 [pf] to 220 [pf]. This ratio will be different for different designs.

### 7 Read Bus Cycle Timing

Excessive load capacitance increases read access time. The following examples show how the increase in voltage transition time increases asynchronous read bus cycle time.

### 7.1 No Extra Load Capacitance

Figure 6 shows a simplified connection between the CPU and the FLASH. There is no excessive load capacitance.





Figure 6. CPU and FLASH Block Diagram

Figure 7 shows a simplified asynchronous read bus cycle. There is no excessive load capacitance. In this example output data is assured to be valid 55 [ns] after the address is first stable.









#### 7.2 Address Bus with Excessive Load Capacitance

In Figure 8 a green capacitor is used to represent an excessive total load capacitance on the traces of the address bus.



This excessive load results in slowed transitions on the ADDR bus and a delay in the arrival of stable address at the FLASH. This delay causes a delay in the output of valid data by the FLASH. This effect is shown by the shifting to the right of Address Stable and Output Valid (See the two green << delays in Figure 9).





#### 7.3 ADDR and DATA Bus with Excessive Load Capacitance

In Figure 10 both the address bus and data bus have excessive load capacitance. The load on the address bus is represented by the green capacitor. The load on the data bus is represented by the brown capacitor.





Figure 10. CPU and FLASH with Excessive ADDR and DATA Bus Load

This results in a further delay in the arrival of valid output data at the CPU. This is shown by the added delay (See the one brown << delay in Figure 11) between Output Valid in 'DATA at FLASH' and Output Valid in 'DATA at CPU'.

Figure 11. Asynchronous Read Bus Cycle with Excessive ADDR and Data Bus Load



Synchronous Bus Cycles and Write Bus Cycles will be affected in a similar manner. The design engineer must provide enough time for the increased transition times to assure reliable operation. Note that for simplicity trace propagation delays were not shown in the prior waveforms.

### 8 Signal Integrity

In general adding devices to a trace tends to result in a reduction of signal integrity. Some factors that contribute to this are as follows:

- Added trace stubs
- Longer trace length
- Vias (especially through-hole) for a thick PCB
- Additional devices (including connectors) with different load and drive characteristics
- Optional board assemblies in which some devices might not be present



These variables provide more opportunities for signal integrity problems to arise so it is not recommended to have many devices sharing the same trace. Signal integrity simulation tools are often used to reduce this design risk. The use of such tools is beyond the scope of this application note.

## 9 Strict Interface Standards

Some buses like DDR have very restrictive rules which must be carefully followed. In such cases the adding of capacitive load and trace length is limited or forbidden.

### 10 Things to Remember

Having excessive capacitive loads on traces is not recommended.

Device performance is not guaranteed for excessive capacitive load, but generally it can be expected that there will be a linearly proportional delay in voltage transitions to the amount of added load capacitance. The ratio for the amount of added delay to the amount of capacitive load will vary by design. Adding load capacitance to traces could cause signal integrity problems. Using a signal integrity tool and simulating with Cypress provided IBIS models on an accurately modelled PCB can reduce this design risk.

### 11 References

Resonance in Short Transmission Line', HIGH-SPEED DIGITAL DESIGN - online newsletter - Vol. 6 Issue 06



# **Document History Page**

Document Title: AN98567 - Understanding Load Capacitance and Access Time Document Number: 001-98567					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	-	-	10/25/2007	Initial version	
*A	4958589	MSWI	10/16/2015	Updated in Cypress template	
*B	5843220	AESATMP8	08/03/2017	Updated logo and Copyright.	



# Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

#### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2007-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.