

## S29VS064R/S29XS064R (64 Mb) PCB Routing Recommendation

AN98501 provides general routing guidelines for PCBs (printed circuit boards) designed with Cypress S29VS064R or S29XS064R products.

### 1 Introduction

This document provides general routing guidelines for PCBs (printed circuit boards) designed with Cypress S29VS064R or S29XS064R products.

This document does not eliminate the need for customer signal integrity/power delivery simulations and should be used as an initial reference towards PCB design with Cypress part. Cypress provided IBIS models should be used for signal timing/crosstalk simulations.

### 2 Signal Descriptions

The following table describes various pins and their function used in the S29VS064R and S29XS064R.

Table 1. Signal Descriptions

Signal	Description
A21-A16	Address Inputs (A21 is for 64 Mb only).
A/DQ15–A/DQ0	Multiplexed Address/Data input/output.
CE#	Chip Enable Input. Asynchronous relative to CLK for the Burst mode.
OE#	Output Enable Input. Asynchronous relative to CLK for the Burst mode.
WE#	Write Enable Input.
V <sub>CC</sub>	Device Power Supply (1.70V–1.95V).
V <sub>CCQ</sub>	Input/Output Power Supply (1.70V–1.95V).
V <sub>SS</sub>	Ground.
V <sub>SSQ</sub>	Input/Output Ground.
NC	No Connect; not connected internally.
RDY	Ready output; indicates the status of the Burst read. V <sub>OL</sub> = data invalid. V <sub>OH</sub> = data valid.
CLK	The first rising edge of CLK in conjunction with AVD# low latches address input and activates burst mode operation. After the initial word is output, subsequent rising edges of CLK increment the internal address counter. CLK should remain low during asynchronous access.
AVD#	Address Valid input. Indicates to device that the valid address is present on the address inputs (address bits A15–A0 are multiplexed, address bits Amax–A16 are address only). V <sub>IL</sub> = for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched on rising edge of CLK. V <sub>IH</sub> = device ignores address inputs
RESET#	Hardware reset input. V <sub>IL</sub> = device resets and returns to reading array data.
V <sub>PP</sub>	At 9V, accelerates programming. At V <sub>IL</sub> , disables program and erase functions. Should be at V <sub>IH</sub> for all other conditions.

### 3 Package Breakout Routing Recommendations

Figure 1. S29VS/XS-64R — 44-Ball Very Thin FBGA Top View, Balls Facing Down




Figure 2. PCB Top Layer Escape Routing





Figure 3. PCB Bottom Layer Escape Routing



For an example 2-layer escape routing shown in [Figure 2](#) and [Figure 3](#), you should use;


- Ball Pad Size: 0.25 mm (9.84 mils)
- Solder Mask Opening: 0.35 mm (13.78 mils)
- Ball Pitch: 0.5mm (19.685 mils)
- Minimum trace width and trace spacing: 0.1 mm (4 mils)

Once the ball field is cleared, you can redirect the traces in the direction of the SPI controller package while maintaining minimum (4 mils) or better spacing between traces.

## 4 Supply Routing Guidelines

It is recommended that you meet or beat the supply routing recommendations below.

- $V_{SS}$  and  $V_{SSQ}$  balls can be connected to a single ground plane.
- $V_{CC}$  and  $V_{CCQ}$  balls can be connected to a single supply plane.
- Maintain low impedance routing (traces > 20 mils) from voltage regulator to flash supply pins.
- Except the package breakout area, maintain a minimum trace width of 20 mils for all supply traces. Both supply and ground traces (or planes) must be closely coupled to each other (i.e. route them close to each other to avoid large inductive loops).
- In case of a 2-layer PCB where both layers can be treated as mixed (signals and supply/ GND routed), ensure GND routing underneath all signal traces for a continuous return path.
- You should place PCB decoupling capacitors as close to the package as possible.
- Minimum 1  $\mu\text{F}$  0402 ceramic capacitor near each side of the package should be placed, as shown below. The selected capacitor should have low ESL and ESR.  $V_{CC}$  and GND trace routing from the capacitor should be as wide as possible to avoid inductive/resistive effects.



- Since  $V_{PP}$  is a high voltage signal, route it as close to GND as possible and as far away from  $V_{CC}$  and other signals ( $> 12$  mils). Also maintain a wide trace on  $V_{PP}$  to provide low inductance path on PCB.

## 5 Signal Routing Guidelines

It is recommended that you meet or beat the signal routing recommendations below.

### Notes

- All length/mismatch guidelines are provided in picoseconds (ps). This is because based on customer topology, the transmission line delay will change (normally 1 inch  $\sim 166$  ps). You should use signal integrity tools to estimate the actual trace velocity and subsequent path delays.
- You should perform signal integrity simulations using Cypress provided IBIS models to determine actual guidelines suitable for their application. The guidelines below and simulation methodology should be used as a starting reference.
- Normally delay is measured between  $T_{VM}$  (timing reference voltage which is usually  $V_{CC}/2$ ) of source to  $T_{VM}$  of destination. However, please pay attention to signal polarity in the data sheet to ensure that the destination timing is to the rising edge of the destination signal, or falling edge, or both.
- The recommendations below assume (for simplicity) synchronous (burst read) operation and point-to-point routing between controller and Cypress flash. If that is not the case, then you need to first select which topology type to follow (star/T or daisy chain). Star or T topology is recommended (with appropriate termination resistors determined based on IBIS simulations).

### 5.1 Guidelines

1. Maintain a continuous GND return path for all signals. If A/DQ bus switches layers through a set of vias, it is recommended to add stitching capacitors (connected between  $V_{CC}$  and GND) near the transition point. Capacitor value can be equal to or greater than 1  $\mu F$ .
2. PCB should target impedance of 50 ohms  $\pm 15\%$ . However, the actual impedance tolerance needs to be simulated to verify that your topology can accommodate a 15% tolerance around nominal impedance.
3. A/DQ0-15 and clock topology min/max lengths should be determined as below:
  - a. First obtain the memory controller and flash port IBIS model.

- b. Generate Clock and A/DQ0-15 topologies based on target PCB stackup and topology min/max restrictions. If multiple devices are present on the flash bus, a termination resistor on clock is recommended. Determine value based on simulations.
- c. Transmission line coupling (between A/DQ and other nets as well as CLK and other nets) should be included. It is also beneficial to include via models (in case of signal layer changes) as well as transmission line loss for long lines (e.g. > 10 inches).
- d. CLK trace should be spaced from any other signal > 3 times Clock trace width (to avoid crosstalk).
- e. Simulate both clock delay (TCLK\_PCB) and A/DQ delay (TDQ\_PCB). Simulations need to be performed across minimum/typical/maximum corners of the IBIS model as well as PCB impedance tolerance. Also odd/even data patterns need to be included in A/DQ switching to incorporate crosstalk effects.
- f. Meet the following equation:

$$TCLK - (TCLK\_PCB + TCLK\_JITmax + TBACCmax + TDQ\_PCBmax + TMSCUmin) \geq 0$$

Where;

TCLK = Clock period (since burst reads are single cycle transfer).

TCLK\_PCB = Delay on clock line from controller to flash.

TDQ\_PCBmax = Worst case delay on A/DQ0-15 line from flash to controller.

TCLK\_JITmax = Maximum cycle to cycle jitter on clock at flash pin.

TBACCmax = Maximum Burst access time valid clock to output delay (refer to the [S29V/XS-R MirrorBit Flash Family](#) data sheet).

TMSCUmin = Minimum memory controller data set-up time.

This equation ensures that clock travel from the memory controller to (memory clock jitter + memory burst data output + data travel) back to the (memory controller + data set-up at the controller) all fits within a single clock cycle.

4. The Address net length should be calculated (including crosstalk) as follows.

Take the clock length (and topology) determined in [Step 3](#). Meet the following equation for all address signals:

$$TCLK - TCLK\_JITmax - TCNTR\_ADD\_TCOmax - (TADD\_PCBmax - TCLK\_PCB) - TACS \geq 0$$

Where;

TCNTR\_ADD\_TCOmax = Max. CLK to address launch delay at the controller.

TCLK\_PCB = Flight delay for CLK net.

TADD\_PCBmax = Max flight delay for A16-A21 or A/DQ0-15.

TACS = Minimum Address to CLK setup time required at flash.

TCLK\_JITmax = Maximum cycle to cycle jitter on clock at flash pin.

This equation assumes that controller switches address on the clock edge previous to the one used by flash to sample the incoming address signals.

5. AVD# length should be calculated as below.

Taking the clock length from [Step 3](#)., meet the following equation:

$$TCLK - TCLK\_JITmax - TCNTR\_AVD\_TCOmax - (TAVD\_PCB - TCLK\_PCB) - TAVDS \geq 0$$

Where;

TCNTR\_AVD\_TCOmax = Max. CLK to AVD# launch delay at the controller.

TCLK\_PCB = Flight delay for CLK net.

TAVD\_PCB = Flight delay for AVD#.

TAVDS = Minimum AVD# to CLK setup time required at flash.

TCLK\_JITmax = Maximum cycle to cycle jitter on clock at flash pin.

This equation assumes that controller switches AVD# on clock edge previous to the one used by flash to sample the incoming AVD# signal.

6. CE# topology should be determined as below.

Taking the clock length from [Step 3.](#), meet the following equation:

$$TCLK - TCLK\_JITmax - TCNTR\_CE\_TCOmax - (TCE\_PCB - TCLK\_PCB) - TCES \geq 0$$

Where;

TCNTR\_CE\_TCOmax = Max. CLK to CE# launch delay at the controller.

TCLK\_PCB = Flight delay for CLK net.

TCE\_PCB = Flight delay for CE#.

TCES = Minimum CE# to CLK setup time required at flash.

TCLK\_JITmax = Maximum cycle to cycle jitter on clock at flash pin.

This equation assumes that controller switches CE# on clock edge previous to the one used by flash to sample the incoming CE# signal.

7. OE# topology should be determined as below.

Taking the clock length from [Step 3.](#), meet the following equation:

$$TCNTR\_ADD\_TCOmax + TACCmax - TCNTR\_OE\_TCOmax - TOE\_PCB - TOEmax \geq 0$$

Where;

TCNTR\_ADD\_TCOmax = Maximum Address launch delay at the controller.

TCNTR\_OE\_TCOmax = Maximum OE# launch delay at the controller.

TOE\_PCB = Flight delay for OE#.

TOEmax = Maximum OE# set-up time requirement at flash.

8. RDY length should be targeted to be  $\leq A/DQ0-15$  lengths.
9. Since RESET# is asynchronous, no specific length requirement is placed on this signal.
10. Since writes are asynchronous, no specific length requirement is placed on the WE# signal.

## Document History Page

Document Title: AN98501 - S29VS064R/S29XS064R (64 Mb) PCB Routing Recommendation Document Number: 001-98501				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	—	—	10/08/2012	Initial version
*A	4960661	MSWI	10/13/2015	Updated in Cypress template
*B	5866638	AESATMP8	08/29/2017	Updated logo and Copyright.



## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor  
 198 Champion Court  
 San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1s) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.