

PSoC[™] 4 MCU hardware design considerations

About this document

Scope and purpose

This application note shows you how to design a hardware system around a PSoC[™] 4 MCU device, starting with considerations for package selection, power, clocking, reset, I/O usage, programming and debugging interfaces, and analog module design.

Intended audience

This document is primarily intended for engineers who need to become familiar with the hardware design principles of PSoC[™] 4 MCU devices.



Table of contents

Table of contents

| Abou | t this document | , 1 |
|--------|--|-----|
| Table | e of contents | . 2 |
| 1 | Introduction | . 3 |
| 2 | Package selection | . 4 |
| 3 | Power | . 5 |
| 3.1 | Power pin connections | .5 |
| 3.1.1 | Unregulated external supply mode | .5 |
| 3.1.2 | Regulated external supply mode | .6 |
| 3.1.3 | Other power supply considerations | .7 |
| 3.2 | Power ramp-up (slew rate) considerations | .7 |
| 3.3 | Device power settings | |
| 3.4 | Thermal considerations | .9 |
| 4 | Clocking | 10 |
| 4.1 | Clocking settings | 10 |
| 5 | Reset | 12 |
| 6 | Programming and debugging | 13 |
| 7 | GPIO pins | 15 |
| 7.1 | I/O pin selection | 15 |
| 7.2 | Special ports | 16 |
| 8 | Component placement | 19 |
| 9 | Analog module design tips | 21 |
| 9.1 | SAR ADC | 21 |
| 9.1.1 | SAR ADC acquisition time | 23 |
| 9.2 | Opamps | 26 |
| 9.3 | Comparators | |
| 9.4 | CAPSENSE™ | |
| 9.5 | Current DACs (IDACs) | 29 |
| 10 | Summary | 31 |
| 11 | Appendix A - Schematic checklist | 32 |
| 12 | Appendix B - PCB layout tips | 34 |
| Refer | rences | 36 |
| Revis | sion history | 38 |
| Discla | aimer4 | 40 |



Introduction

1 Introduction

PSoC[™] 4 is a powerful, programmable microcontroller with an Arm[®] Cortex[®]-M0 CPU. It provides the capability and flexibility for analog and digital applications beyond what traditional MCUs offer. Currently, the PSoC[™] 4 MCU portfolio contains the following families:

- PSoC[™] 4000 family: PSoC[™] 4000, PSoC[™] 4000S, PSoC[™] 4000T
- PSoC[™] 4100 family: PSoC[™] 4100, PSoC[™] 4100S, PSoC[™] 4100S Plus, PSoC[™] 4100S Plus 256K, PSoC[™] 4100PS, PSoC[™] 4100L, PSoC[™] 4100S Max, PSoC[™] 4100BL
- PSoC[™] 4200 family: PSoC[™] 4200, PSoC[™] 4200M, PSoC[™] 4200L, PSoC[™] 4200DS, PSoC[™] 4200BL
- PSoC[™] 4500 and PSoC[™] 4700 family: PSoC[™] 4500S, PSoC[™] 4700S
- PSoC[™] 4 AIROC[™] Bluetooth[®] LE

This application note discusses considerations for hardware design including package, power, clocking, reset, I/O use, programming, and debugging; and provides design tips for analog modules for these device families. It also discusses good board-layout techniques, which are particularly important for precision analog applications.

The PSoC[™] 4 MCU device must be configured to work in its hardware environment, which you can do with integrated design environments (IDE) like PSoC[™] Creator or ModusToolbox[™] IDE (see the "PSoC[™] 4 feature set" section of the AN79953 - Getting started with PSoC[™] 4 MCU application note to know which IDE is supported for each PSoC[™] 4 MCU device). The application note explains various configurations available in PSoC[™] Creator and ModusToolbox[™] IDE required to set up the device for a given hardware environment.

This application note assumes that you have some basic familiarity with PSoC[™] 4 MCU devices, PSoC[™] Creator, and ModusTooolbox[™] software. If you are new to ModusToolbox[™] IDE, see the Eclipse IDE for ModusToolbox[™] user guide which provides a high-level overview of the ModusToolbox[™] software. To get started with PSoC[™] 4 MCU, see AN79953 - Getting started with PSoC[™] 4 MCU. PSoC[™] 4 Bluetooth[®] LE related topics are covered in AN91267 - Getting started with PSoC[™] 4 CY8C4xxx-BL MCU with AIROC[™] Bluetooth[®] LE. For the PSoC[™] 4 AIROC[™] Bluetooth[®] LE family, there is an important topic for hardware design: Bluetooth[®] LE antenna design. As it involves specific RF expertise, we explore this topic in other application notes, please see References.



Package selection

2 Package selection

One of the first decisions you must make for your PCB is the choice of package. Several considerations drive this decision, including the number of PSoC[™] MCU device pins required, PCB and product size, PCB design rules, and thermal and mechanical stability. PSoC[™] MCU devices are available in the following packages with different characteristics.

- **Small-outline integrated circuit (SOIC):** This package type is evolved from dual in-line package (DIP). It has two lines of pins and is generally used for chips with a small number of pins (less than 20). Because it has a very large pitch, it is easy to route signals and manually solder. It also provides a good mechanical stability.
- **Thin quad flat package (TQFP):** This package type makes it easy to route signals due to the large pitch and the open area below the part. Disadvantages are a larger package size and lower mechanical stability.
- **Shrink small-outline package (SSOP):** This package type provides the same advantages and disadvantages as the TQFP package.
- **Quad flat no-lead (QFN):** This package type is much smaller than the other packages. The central exposure pad gives the package the best heat dispersion performance and mechanical stability. Disadvantages are that it is more difficult to route signals due to the center pad. For more information, see AN72845 Design guidelines for Infineon quad flat no-lead (QFN) packaged devices.
- Wafer level chip-scale package (WLCSP): This package type makes the chip size as small as the die. All pins are led as balls underneath the package. The extremely tiny size of the package makes it a perfect option for the scenarios where the PCB room is critical, such as in portable applications. The disadvantage is that the package provides less mechanical stability than other packages.
- Very fine-pitch ball grid array (VFBGA): This package type is used for devices with large number of I/Os, as it provides a miniature package for more than hundreds of pins. The disadvantage is a low mechanical stability.

As a design reference, see PSoC[™] 4 CAD libraries, which contain PSoC[™] 4 MCU schematics and PCB libraries. Note that you may need to modify the libraries slightly when you use them in your hardware design. Infineon takes no responsibility for issues related to the use of the libraries.



3 Power

PSoC[™] 4 MCU can be powered by a single supply with a wide voltage range, from 1.71 V to 5.5 V. As listed in Table 1, it has separate power domains for analog and digital modules. V_{DDA} is the analog power supply pin, VSSA is the analog ground pin, V_{DDD} and V_{CCD} are the digital power supply pins, V_{DDIO} is the power supply pin for I/Os, V_{SS} is the digital ground pin, and V_{DDR} is the RF power pin.

Table 1 PSoC[™] 4 MCU power domains

| Power domain | Associated pins |
|--------------|-------------------------------------|
| Analog | V _{DDA} , V _{SSA} |
| Digital | V_{ddd} , V_{ccd} , V_{ss} |
| I/O | V _{DDIO} |
| RF | V _{DDR} |

Note: V_{DDIO} is available only in certain device families/packages. I/Os are powered from V_{DDD} in devices without a V_{DDIO} pin. In some packages, V_{DDA} and V_{DDD} are combined into a single V_{DDD} pin, and V_{SSA} and V_{SS} are combined into a single V_{SS} pin. V_{DDR} is available only in PSoC[™] 4 AIROC[™] Bluetooth[®] LE family devices. The V_{DDR} supply should always be lesser than equal to the applied V_{DDD} supply.

3.1 Power pin connections

PSoC[™] 4 MCU devices can be powered by two modes of power supply: Unregulated external supply and regulated external supply modes. Power pin connections for these two modes are illustrated in Figure 1 and Figure 2.

3.1.1 Unregulated external supply mode

Refer to the device datasheet for the recommended unregulated external supply voltage (V_DD) range.

In this mode, internal regulators convert the V_{DDD} input into the supply voltage for the device digital domain. Output voltage from these internal regulators are also routed to the V_{CCD} pin. In such cases, do not power this pin or connect any external load to V_{CCD} , except a decoupling capacitor, C_{EFC} , indicated in the corresponding device family datasheet and in Figure 1.

Also, in this mode, some other internal regulators convert the V_{DDR} input into the power supply for the Bluetooth[®] LE RF transceiver. Note that the regulators for the RF transceiver in a Bluetooth[®] LE device stop working when V_{DDR} is lower than 1.9 V.






Figure 1 An example of using unregulated external power supply

Note: For the Bluetooth[®] LE family, this capacitor is denoted by C_{VCCD} in the datasheet.

3.1.2 Regulated external supply mode

You can also power PSoC[™] 4 MCU (except the Bluetooth[®] LE family) with a regulated 1.8-V (±5%) external supply, as Figure 2 shows. The V_{CCD} pins must be tied to the VDDD pin and powered directly with this externally regulated supply. The unused regulators within PSoC[™] can be disabled by setting the EXT_VCCD bit in the PWR_CONTROL register to reduce power consumption. For more information, see the PSoC[™] 4 MCU device datasheets and reference manuals.




Figure 2 An example of using regulated external power supply (not applicable for Bluetooth[®] LE family)



Other power supply considerations 3.1.3

In both modes, connect one 0.1-µF and one ceramic decoupling capacitor, C_{EXC}, mentioned in the device datasheet to each power supply pin (note that certain packages have more than one VDDD, VDDA, and VDDIO pin). The PCB trace between the pin and the capacitors should be as short as possible. For more information, see Appendix B - PCB layout tips.

Note: It is a good practice to check a capacitor's datasheet before you use it, specifically for working voltage and DC bias specifications. With some capacitors, the actual capacitance can decrease considerably when the DC bias is a significant percentage of the rated working voltage.

You can use a single power supply rail for digital power and analog power, which helps to simplify the power design in your board. However, to get a better analog performance in a mixed-signal circuit design, use separate power supply rails for the digital power and the analog power. In all cases, ensure that VDDIO ≤ VDDD ≤ VDDA. For more mixed-signal circuit design techniques, see AN57821 - PSoC[™] 3, PSoC[™] 4, and PSoC[™] 5LP mixed-signal circuit board layout considerations.

Proper use and layout of capacitors and ferrite beads help to improve the EMC performance.

The PSoC[™] 4 MCU kit webpages (CY8CKIT-040, CY8CKIT-040T, CY8CKIT-041-41XX, CY8CKIT-042, CY8CKIT-042-BLE, CY8CKIT-043, CY8CKIT-044, CY8CKIT-045S, CY8CKIT-046, CY8CKIT-145, CY8CKIT-147, CY8CKIT-149, CY8CKIT-041S-Max, CY8CKIT-148, and CY8CKIT-148-COIL) provide schematics and bills of material (BOMs) that give good examples of how to incorporate PSoC[™] 4 into board schematics. For more information, see References.

Power ramp-up (slew rate) considerations 3.2

As mentioned previously in section Power pin connections, if you use separate power rails for analog and digital power domains, the voltage at the V_{DDA} pin must always be greater than or equal to the voltage at the V_{DDD} pin. When PSoC[™] 4 MCU is powered up, the voltage at the V_{DDA} pin must be present before or at the same time as the voltage at the V_{DDD} pin. The maximum allowed voltage ramp rate for any power pin is 67 mV/ μ s.

3.3 **Device power settings**

Use PSoC[™] Creator or Eclipse IDE for ModusToolbox[™] software to configure the device power settings¹. Both the tools use this information to configure the device for optimal performance. If you are using PSoC™ Creator, to open the Design-Wide Resources (DWR) window, double-click the .cydwr file in the project navigator and navigate to the **System** tab to configure the settings as shown in Figure 3.

¹ See AN79953 - Getting started with PSoC[™] 4 MCU to know which IDE is supported for each PSoC[™] 4 MCU device. Application note 7

PSoC[™] 4 MCU hardware design considerations



Power

| 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | ヴ (* 🖕 49% ・ 🕄 🤤 🎢 ・ 🖕 Debug 🔹 🖕 🛗 ・ 👗 | 🆄 诸 👹 斄 🖕 | |
|---|---|---------------------------|----------------|
| Workspace Explorer (1 project) 🔹 👻 🤻 | Start Page TopDesign.cysch PSoC_4ct.cydwr | - 4 ▷ | |
| | Seset | | Resource Meter |
| Workspace 'PSoC_4_Project' (1 Projects) | Option | Value | |
| | | | |
| PSoC 4 Project.cydwr | Configuration Programming\Debugging | | Ę |
| | Operating Conditions | | |
| E Source Files | Variable VDDA | | |
| C main.c | Variable VDDA VDDA (V) | 5 | |
| - | w VDDD (V) | 5 | |
| | VDDIO (V) | 5 | |
| | VDDIO (V) VBUS (V) | 5.0 | |
| | ă l | | _ |
| | | | |
| | | | |
| | | | |
| | Option to assign a clock for low voltage analog pump. | | ^ |
| | A Pins M Analog 🔠 DMA 🕒 Clocks 💉 Interrupts | ಶ System 📲 Directives 🧧 🕯 | · |

Figure 3 Device power settings in PSoC[™] Creator

In Eclipse IDE for ModusToolbox[™] software, open the device configurator to view the **System** tab andselect Power to configure the device power settings, as Figure 4 shows.

| CY8C4149AZI-S598 | | | | Ро | wer - Parameters | | | | | 0 X |
|------------------------------------|--------------------------|--------|-------------------|----|---------------------------------|----------------------------|----------|---|---|-----|
| Peripherals Pins | Analog-Routing System | Perip | oheral-Clocks DMA | En | ater filter text | | <u>I</u> | Ű | E | Ŧ |
| Enter filter text | 2 🍸 🖻 🖽 | K | | | me Documentation | Value | | | | |
| Resource | Name(s) | Pers * | | Ľ | SysPm API Reference | Open SysPm Documentation | | | | |
| ✓ Debug | cpuss_0_dap_0 | De | | ÷ | RTOS | | | | | |
| ✓ Power | srss_0_power_0 | Por | | | System Idle Power Mode | System Deep Sleep | | | | * |
| System Clocks | srss_0_clock_0 | Sys | | | ② Deep Sleep Latency (ms) | 0 | | | | |
| High Frequency | | | | • | Operating Conditions | | | | | |
| HFCLK | srss_0_clock_0_hfclk_0 | HF | | | (?) VDDA Voltage (mV) | 5000 | | | | |
| SYSCLK | srss_0_clock_0_sysclk_0 | SY: | | | VDDD Voltage (mV) | 5000 | | | | |
| ▼ Input | | | | | P | arameters to configure the | | | | |
| ECO | exco_0 | | | | | power supply and mode | | | | |
| EXTCLK | srss_0_clock_0_ext_0 | | | | | settings | | | | |
| 🗌 ILO | srss_0_clock_0_ilo_0 | | | | | | | | | |
| 😰 ІМО | srss_0_clock_0_imo_0 | IM | | | | | | | | |
| WCO | wco_0 | | | | | | | | | |
| Miscellaneous | | | | L | | | | | | |
| | cree 0. clock 0. lfclk 0 | | | P | Power - Parameters Code Preview | v | | | | |

Figure 4 Device power settings in device configurator on ModusToolbox[™] software

The **Variable VDDA** feature helps the PSoC[™] MCU device internal analog routing switch operations by charging pumps when the PSoC[™] MCU device analog power supply is low. It is enabled by default when the configured VDDA is lower than or equal to 4.0 V. You can disable it to save power when VDDA exceeds 4.0 V. See the PSoC[™] Creator system reference guide for more information.



3.4 Thermal considerations

Thermal considerations are important in the hardware design processes such as package selection and PCB layout. PSoC[™] 4 MCU targets low-power applications, as it consumes no more than 0.2 W. The maximum power consumption is so low that thermal considerations are unnecessary.



Clocking

4 Clocking

PSoC[™] 4000 / PSoC[™] 4000S and PSoC[™] 4100 / PSoC[™] 4200 / PSoC[™] 4100S / PSoC[™] 4100PS / PSoC[™] 4500S / PSoC[™] 4100S Max / PSoC[™] 4000T have two oscillators: an internal main oscillator (IMO), which drives the high-frequency clock (HFCLK), and an internal low-speed oscillator (ILO), which drives the low-frequency clock (LFCLK). No external crystal is required for IMO and ILO. The IMO is rated at ±2 percent accuracy.

Other than the IMO and ILO, PSoC[™] 4100M / PSoC[™] 4200M / PSoC[™] 4100L / PSoC[™] 4200L / PSoC[™] 4000S / PSoC[™] 4100PS / PSoC[™] 4100S Max provides an additional watch crystal oscillator (WCO), which provides ±50 ppm accuracy. You can hook a 32.768-kHz crystal up to the fixed pins to get an alternative, high-accuracy clock for the LFCLK. Note that the WCO of PSoC[™] 4000S / PSoC[™] 4100S / PSoC[™] 4100PS /

Other than IMO, ILO, and WCO, PSoC[™] 4100BLE / PSoC[™] 4200BLE / PSoC[™] 4100L / PSoC[™] 4200L / PSoC[™] 4100S Max provides an additional external crystal oscillator (ECO), which provides ±50 ppm accuracy. You can hook a 24-MHz crystal up to the fixed pins to get an alternative, high-accuracy clock for the HFCLK.

A way to get high-accuracy clock for all PSoC[™] 4 MCU devices is to bring in a precision clock via the EXT_CLK pin to drive the HFCLK. The external clock's frequency can be up to 48 MHz. Its duty cycle must be from 45 percent to 55 percent; a square-wave clock is recommended. Check datasheets to get where the EXT_CLK pin is located on different PSoC[™] 4 MCU devices.

4.1 Clocking settings

You can use PSoC[™] Creator or ModusToolbox[™] software to manage clocks².

If you are using PSoC[™] Creator, you can configure sources and paths for HFCLK and LFCLK that are configurable in two independent sub-tabs (**High Frequency Clocks** and **Low Frequency Clocks**). Switch to **Clocks** tab in the DWR window, and double-click any row in the table of clocks to open the **Configure System Clocks** dialog, as Figure 5 shows.




Figure 5 Clock settings in PSoC[™] Creator

² See "PSoC[™] 4 feature set" section of the AN79953 - Getting started with PSoC[™] 4 MCU application note to know which IDE is supported for each PSoC[™] 4 MCU device.



Clocking

PSoC[™] 4 MCU provides flexible internal clock routing solutions. You can use up to four digital signals in PSoC[™] 4 MCU as the routed clock for internal digital logic, which are generally implemented with UDB resources. Select **Topics** in the PSoC[™] Creator Help menu and search "Configure System Clocks" to get more information.

In Eclipse IDE for ModusToolbox[™] software, the System tab in the device configurator (design.modus) provides the options to configure the clocks. Figure 6 shows how to configure system clocks using ModusToolbox[™] software.

| CY8C4149AZI-S598 | | | | | | IMO - Param | neters | | Ð | 7 × |
|-------------------|-----------------------|-----------------|---------------------|----------------------|--------------------------------------|-----------------|-------------------|-----------------------------------|------------------|-------|
| Peripherals Pins | Analog-Routing | System | Peripheral-Clocks D | AMA | | Enter filter to | ext | | U 📄 | • |
| Enter filter text | | | <i>i</i> | E 🗉 🕹 | 00333 | Name | | Value | | |
| Resource | Name(s) | | | | | ✓ Peripher | al Documentatior | n | | |
| 🗹 Debug | cpuss_0_dap_0 | | | | | ? | Configuration Hel | p Open IMO [| <u>)ocumenta</u> | ation |
| EM_EEPROM | srss_0_eeprom_0 | | | | | ✓ Internal | | | | |
| ✓ Power | srss_0_power_0 | | | | | ? I | Frequency (MHz) | 48 | | ~ |
| > 🕑 System Clocks | | IMO 48 MHz ± | | | PUMPCLK | ✓ General | | | | |
| J bystem clocks | 5155_0_CIOCK_0 | EXTRE | | | HFCLK SYSCLK MHz = 25 48 MHz = 25 | ? | Frequency | 🗂 48 MHz | ± 2% | |
| , c | lock Source selection | EXTCL ILO | | Intridug Timer (NDD) | 4009 275 4009 275 5757755 | | | rs to configure the ck Sources | | |
| < | | > | | | | IMO - Para | meters Code | Preview | | |

Figure 6 Clock settings in device configurator on ModusToolbox[™] software

Note: Unlike PSoC[™] 3 and PSoC[™] 5LP MCU devices, PSoC[™] 4 MCU cannot route the high-frequency clock (HFCLK) directly to any pin owing to its unique internal clock path structure.



Reset

5 Reset

PSoC[™] 4 MCU has a reset pin, XRES, which is active LOW. XRES is internally pulled up to V_{DDD} via a 5.6 kΩ resistor; you do not need an external pull-up resistor for XRES.

You can connect a capacitor to the XRES pin, as Figure 7 shows, to filter out glitches, i.e., any pulses below 50 ns will filter out, thus giving the reset signal better noise immunity. The reset signal requires a pulse-width of at least 5 μ s. Typically, a capacitance of 0.1 μ F is used in the pin.




Figure 7 XRES pin connection



Programming and debugging

6 Programming and debugging

PSoC[™] 4 MCU supports serial wire debug (SWD) interfaces for device programming and debugging. For programming or debugging, you can use the built-in debugger of PSoC[™] 4 MCU kits, or connect PSoC[™] 4 MCU to a debugger such as CY8CKIT-002 PSoC[™] MiniProg3 Program and Debug Kit or CY8CKIT-005-A MiniProg4 Program and Debug Kit via a 10-pin or 5-pin connector (see Figure 8 for pin map). For a 10-pin connector, Samtec FTSH-105-01-L-DV-K (surface mount) or FTSH-105-01-L-D-K (through hole) is recommended. For a 5-pin connector, Molex 22-23-2051 is recommended. Similar parts are available from other vendors.



Figure 8 SWD connector pin maps for MiniProg3 or MiniProg4

Figure 9 shows the SWD connections.




Figure 9 SWD connections to PSoC[™] 4100/PSOC[™] 4200

SWD pins are located in different ports in different device families. The pins could be used for other functionality, when the devices are not being programmed; see the device datasheet for the possible functionality details.

However, if you need to use SWD pins for run-time debugging, in PSoC[™] Creator select **SWD (serial wire debug)**, instead of **GPIO**, from the **Debug Select** pull-down list in the **System** tab of the DWR window as Figure 10 shows. To select the debug port in ModusToolbox[™] software, open the device configurator as shown in Figure 11. In this case, the pins cannot be used for other functionality any longer.



Programming and debugging

| | le <u>E</u> dit <u>V</u> iew <u>P</u> roject <u>B</u> uild <u>D</u> ebug <u>T</u> ools <u>W</u> indow <u>H</u> elp | |
|-------------------|--|--------------------|
| | ר 🕯 😭 🖃 👷 🚺 🐨 אין 🕄 🕄 🕄 🕺 אין Debug 🔹 🖕 🕮 | a • 🔺 🕸 📽 👺 🔆 📜 |
| WO | Start Page TopDesign.cysch PSoC_4ct.cydwr | - d d 🗙 🚺 |
| workspace Explore | Seset B Expand Collapse | Resource Meter |
| acer | Option Value | Lince |
| spic | Configuration | Met |
| orer | Programming\Debugging | |
| | Chip Protection Open | - |
| | Debug Select SWD (seria | al wire debug) 🛛 🔻 |
| | | al wire debug) |
| | GPIO | |
| | | |
| | | |
| | | |
| | Controlls whether or not to reserve pins for debugging. If SWD is selected, the deb | bugging features |
| | of the chip will be externally accessible. If GPIO is selected the pins are available | for general |
| | 🕅 Analog 🔡 DMA 🕒 Clocks 🖋 Interrupt 🔗 System 🖺 Dire | ectives 📄 Flas |
| | Output Notice List | |

Figure 10 PSoC[™] Creator debugging settings

| CY8C4149AZI- | -S598 | | | | | | Debug - Parameters | 6 × |
|-------------------|--------|-----------------|--------------------------------------|-------------------|----------------------------------|-------|------------------------------|--|
| Peripherals | Pins | Analog-Routing | System | Peripheral-Clocks | DMA | | Enter filter text | 20 🗉 🕀 |
| Enter filter text | | | | 7 🖻 🗉 🖌 🗎 | r (| S. 12 | Name | Value |
| Resource | | Name(s) | | | | | ✓ General | |
| 🗹 Debug | | cpuss_0_dap_0 | | | | | ⑦ Debug Mode | SWD ~ |
| EM_EEPI | ROM | srss_0_eeprom_0 | | | | | SWD Pins | |
| ✓ Power | | srss_0_power_0 | | | | | SWDIO | P3[2] digital_inout (CYBSP_SWDIO) [USED] |
| | Clocks | srss_0_clock_0 | 1MO 48 MHz ± | | | | ③ SWCLK | 🔗 🕒 P3[3] digital_in (CYBSP_SWDCK) [USED] 🛛 🗸 |
| | | | EXTRE ECCO EXTCL ILO WCO | | -Watchdog Time -Watchdog Cour | | | Parameters to configure the Debug mode settings |
| < | | | > < | | | > | Debug - Parameters | Code Preview |

Figure 11 ModusToolbox[™] software debugging settings in the device configurator

Note: In ModusToolbox[™] software, if you need to use SWD pins for other purposes, deselect the debug resource in the **System** tab of the device configurator and configure the pin name and state as required from **Pins** tab.



7 GPIO pins

PSoC[™] 4 MCU provides flexible GPIO pins. Each pin has 4 mA source or 8 mA sink capability. All GPIO pins can be controlled by firmware. Most of them also have alternative connections to PSoC[™] 4 MCU peripherals. Different components have different dedicated or fixed pins for their terminals. With dedicated pins, you get the best performance when the peripheral is connected to its own dedicated pin or pins. However, for flexibility, you can connect the peripheral to other pins at the cost of using some internal routing resources.

If a peripheral has fixed pins, then you can connect it to only those pins.

7.1 I/O pin selection

When you design a hardware system based on PSoC[™] 4 MCU, you should assign the GPIO pins in the following sequence. Note that pins with names in bold may be located at different pins of different ports for different PSoC[™] 4 MCU device families; check datasheets for details.

- 1. System function pins
 - a) SWD: If you need run-time debugging, use the **SWD_CLK** and **SWD_DATA** pins.
 - b) External clock: If you need to use an external clock, use the **EXT_CLK** pin.
 - c) External 32.768-kHz crystals: for applicable families, if you need a high-accuracy, low-frequency clock, use the **WCO_IN** (or **XTAL32I**) pin and the **WCO_OUT** (or **XTAL32O**) pin.
 - d) Wakeup: This pin is used to wake up PSoC[™] 4 MCU from the Stop low-power mode. If you need this feature, use the **WAKEUP** pin. For more information, see AN86233 PSoC[™] 4 MCU low-power modes and power reduction techniques.
- 2. Analog pins
 - a) SAR ADC: **SARMUX [7:0]** pins are used as multichannel inputs to the SAR ADC. In addition, if you want an ADC clock faster than 3 MHz or you need to apply an external reference, reserve VREF for an external bypass capacitor connection. See SAR ADC acquisition time for details.

SARMUX [7:0] pins are dedicated pins for the SAR ADC. Through the internal analog bus, you can also route signals from the other pins connected to the internal analog bus (See the device datasheet for this information) to the ADC. VREF is a fixed pin for the ADC's reference bypass capacitor connection.

- b) Low-power comparator: PSoC[™] 4 MCU has up to two comparators that can work in the Hibernate lowpower mode. Each comparator has two fixed pins, **COMPx_INP** (or **LPCOMP.IN_P[x]**) for noninverting input and **COMPx_INN** (or **LPCOMP.IN_P[x]**) for inverting input. Note that PSoC[™] 4100S, PSoC[™] 4100S Plus, PSoC[™] 4100S Plus 256K, PSoC[™] 4100 BL, PSoC[™] 4100S Max, PSoC[™] 4200DS, PSoC[™] 4100PS, PSoC[™] 4000T do not have the Hibernate low-power mode.
- c) Continuous Time Block mini (CTBm): PSoC[™] 4 MCU has up to two CTBm modules, each of which is composed of two opamps. One opamp has a dedicated noninverting input pin (CTBx.OAx.INP), a fixed inverting input pin (CTBx.OAx.INN), and a fixed output pin (CTBx.OAx.OUT). If you use an opamp as a comparator, you can route the digital output to a GPIO pin in Port 0, Port 1, Port 2, or Port 3.
- d) CAPSENSE[™]: When you use this module, note that there are two fixed pins. You must connect a reservoir capacitor (C_{MOD}) to **CMOD** (or **C_MOD**) pin in all cases, and the other reservoir capacitor (C_{SH_TANK}) to **CTANK** (or **C_SH_TANK**) or **CMOD2** pin in some cases. Refer to the relevant device datasheet for information on pin number and capacitor value. You can connect any other pin to a CAPSENSE[™] sensor or shield. See the AN85951 PSoC[™] 4 and PSoC[™] 6 MCU CAPSENSE[™] design guide for details.
- e) Continuous Time Block (CTB): PSoC[™] 4100PS has up to two CTB modules, each of which is composed of two opamps and the associated resistor matrix. One opamp has a dedicated noninverting input pin (**CTBx.OAx.INP**), a fixed inverting input pin (**CTBx.OAx.INN**), and a fixed output pin (**CTBx.OAx.OUT**).



- f) Voltage DAC (VDAC): PSoC[™] 4100PS has a 13-bit VDAC module that can take input from port pins. The output of VDAC needs to be routed to a port pin through the CTB opamp.
- 3. Digital pins
 - a) Timer/Counter Pulse-Width Modulator (TCPWM): PSoC[™] 4 MCU has up to eight TCPWM blocks. Each TCPWM can output two complementary PWM signals. All these signals are routed to dedicated GPIO pins via high-speed paths. See the device datasheet to learn more about these dedicated pins.
 - b) You can also route these signals via an internal digital connection to other GPIO pins that support digital signal interconnect (DSI). See the respective device datasheet for more details.
 - c) Serial Communication Block (SCB): PSoC[™] 4 MCU has up to four SCBs. Each SCB can be configured as SPI, I²C, or UART. Each SCB has fixed pins for its terminals. See the device datasheet to learn more about these pins. Note that PSoC[™] 4100PS has up to three SCBs.
 - d) PSoC[™] 4000 and PSoC[™] 4000T can multiplex the SWD and I2C pins on a pair of dedicated GPIO pins, it is useful if one is running short of GPIOs.
 - e) Controller Area Network (CAN): PSoC[™] 4 MCU has up to two CANs. These have fixed pins for its terminals.
 - f) Universal Serial Bus (USB): PSoC[™] 4 MCU has fixed pins for USB connectivity. See the respective device datasheet for more details.

Unlike TCPWM, the SCB terminals are routed to fixed pins and cannot be routed to any other GPIO pin. You must follow the fixed pin assignments when using the SCBs.

If your system needs a serial communication interface with a more flexible GPIO pin assignment, you can use a Universal Digital Block (UDB) to implement it in the applicable devices. See the PSoC[™] 4 architecture reference manual for details.

7.2 Special ports

In PSoC[™] 4 MCU, certain groups of ports have interconnect fabric different from the fabric the other ports have. Therefore, some of the flexible configurations are not available on them. Use the following table as a guideline in the system design. "Y" means the port(s) support the functionality; "N" means the port(s) do not.

| | PS00 4000 | | PSoC™ 4000T | PSoC™ 4000S/ 4100S | PSoC™ 4100PS | PSoC™ 4500S | PSoC 4100 4200 | 1 | PSoC™ 4100M/ 4200M | | PSoC 4100 4200 | BLE/ | PSoC™ 4100L/ 4200L | | PSoC ™ 4100S Plus | PSoC™ 4100S Max |
|--|---------------|---|------------------|--------------------------|---------------------|------------------------------|----------------------|---|--------------------------|---------------|----------------------|---------|--------------------------------------|-----------------------------|---------------------------------|--|
| Port number | 0, 1, 2 | 3 | 0, 1, 2, 3, 4 | 0, 1, 2, 3, 4 | 0, 1, 2, 3, 4, 5 | 0, 1, 2, 3, 4, 5, 6, 7 | 0, 1, 2, 3 | 4 | 0, 1, 2, 3 | 4, 5, 6, 7 | 0, 1, 2, 3 | 4, 5 | 0, 1, 2, 3, 4, 5, 10, 11 | 6, 7, 8, 9, 12, 13 | 0, 1, 2, 3, 4, 5, 6, 7 | 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 |
| Digital input / output synchronization | N | N | N | N | N | N | Y | N | Y | N | Y | N | Y | N | N | N |
| Internal digital routing | Ν | N | Ν | Ν | N | Ν | Y | N | Y | Ν | Y | N | Y | N | Ν | N |
| Internal analog routing | Y | Ν | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y | Y |

Note:

1. **Digital input / output synchronization:** A digital signal, which input to or output from a PSoC[™] 4 MCU pin, can be synchronized to HFCLK. The configurations in PSoC[™] Creator are shown in the following figures. Certain port pins, as explained in the section above, do not have this capability. The only valid configuration here is "Transparent."



- 2. **Internal digital routing:** A digital signal can be routed to a PSoC[™] 4 MCU pin with internal digital routing resources. For example, you can route a TCPWM's output terminals to pins that are not the TCPWM's dedicated ones. Certain port pins do not have this capability.
- Note: In PSoC[™] 4100/PSOC[™] 4200 devices, if P4[2] or P4[3] is used to connect CMOD or CSH_TANK, you cannot route a digital output signal to P3[6] or P3[7].
- 3. **Internal analog routing:** An analog signal can be routed to a PSoC[™] 4 MCU pin with internal analog routing resources. For example, you can route an opamp's input terminals to pins which are not the opamp's dedicated ones.

| Configure 'cy_pins' | | ? × |
|---------------------|---|-------|
| | ilt-in | 4 Þ |
| | Drive level: Vddio Current: 4mA source, 8mA sink Output mode: Transparent Transparent Single-Sync Clock Clock Clock-Inverted | |
| | | |
| Datasheet | OK Apply C | ancel |

Figure 12 GPIO pin output setting



| ſ | Configure 'cy_pins' | | 8 × | |
|---|--------------------------|---|--------|--|
| | Name: Pin_1 | | | |
| | Pins Mapping Clocking Bu | ilt-in | 4 Þ | |
| | Number of pins: 1 🛛 🗙 🖾 | ◆ ◆ ◆ ○ ○ | | |
| | [All pins] | General Input Output Threshold: CMOS V Hysteresis | | |
| | | Interrupt: None Sync mode: Transparent Double-sync bled | | |
| | | Single-sync Transparent | | |
| | | | | |
| | | | | |
| | Datasheet | OK Apply | Cancel | |

Figure 13 GPIO pin input setting

| CY8C4149AZI-S598 | | | | | | | P | 2[7] (CYBSF | P_A7, CYBSP_J2_15) - Pa | rameters | | o X |
|-------------------|--------------------------------|-------------------------------------|----------------------|------------|---|---------------------------------------|----|-----------------------|-------------------------|----------------------------------|----|-----|
| Peripherals Pins | Analog-Routing System Perip | oheral-Cloc | ks DMA | | | | E | inter filter to | ext | 4 | 20 | E 🕂 |
| Enter filter text | | | <i>i</i> | 7 🖻 | 🖻 🖌 🗎 🖺 | C C 2 | | ame Peripher | al Documentation | Value | | |
| Resource | Name(s) | | | | | | | 0 | Configuration Help | Open GPIO Documentation | | |
| Smart I/O 2 | ioss_0_smartio_2 | • | PTE 90 | | Properties Properties | | 1. | General | | | | |
| ▼ Port 2 | | | | > > | | - | | ? | Drive Mode | Digital High-Z. Input buffer off | | - |
| P2[0] | CYBSP_A0,CYBSP_J2_1 | 2 P200 | | | | XRES P8(3) | | (?) | Initial Drive State | High (1) | | - |
| P2[1] | CYBSP_A1,CYBSP_J2_3 | 3 P2[1] 4 P2[2] | | | | P8(2) P8(1) | | Input | | | | |
| P2[2] | CYBSP_A2,CYBSP_J2_5 | 5 P2(3) 6 P2(4) | | | | P8(0) P0(7) | 71 | 0 | Threshold | CMOS | | + |
| P2[3] | CYBSP_A3,CYBSP_J2_7 | 7 P2[5] 8 P208 | | | | P0(5) P0(5) | | (?) | Interrupt Trigger Type | None | | * |
| P2[4] | CYBSP_A4,CYBSP_J2_9 | 9 P2(7) | | | | P064 P064 | | Output | | | | |
| P2[5] | CYBSP_A5,CYBSP_J2_11 | 11 VDCD 12 P10(0) | | | | P0[2] | 65 | ? | Slew Rate | Fast | | - |
| P2[6] | CYBSP_A6,CYBSP_J2_13,THERM_OUT | 13 P10(1) | | CY8C4149AZ | I-S598 (100-TQFP) | P0[0] | 63 | Internal (| Connection | | | |
| ✓ P2[7] | CYBSP_A7,CYBSP_J2_15 | 14 P10[2] 15 P10[3] 16 P10[4] | | | | P7(7) P7(8) P7(5) | 61 | ? | Analog | <unassigned></unassigned> | | |
| Smart I/O 0 | ioss_0_smartio_0 | 17 P10(5) 18 P5(0) | | | | P7[4] P7[4] | 59 | ? | Digital Input | <unassigned></unassigned> | | |
| ▼ Port 3 | | 19 P6(1) | | | | P7[2] | 57 | (?) | Digital Output | <unassigned></unassigned> | | - |
| ✓ P3[0] | ioss_0_port_3_pin_0 | 20 P6(2) 21 P6(3) | | | | רוןלס (1971) רענון | 55 | $\overline{\bigcirc}$ | Digital InOut | <unassigned></unassigned> | | - |
| ✓ P3[1] | ioss_0_port_3_pin_1 | 22 P6(4) 23 P12(0) | | | | P5(7) P5(8) | | Advance | d | _ | | |
| ✔ P3[2] | CYBSP_SWDIO | 24 P12(1) 25 P6(5) | | | | VSSD | 51 | 3 | Store Config in Flash | V | | |
| ✔ P3[3] | CYBSP_SWDCK | | INEA INEA INEA | | 1004 1004 1004 1004 1004 1004 1004 1004 | N N N N N N N N N N N N N N N N N N N | | | | | | |
| ✔ P3[4] | ioss_0_port_3_pin_4 | | 26 29 29 31 | | 8 8 9 5 5 5 5 5 | 8 8 8 | | | | | | |
| ✔ P3[5] | ioss_0_port_3_pin_5 | | | | Power Fror GPIO | | | | | Cada Davian | | |
| • | × | | | | | | | P2[7] (CYBS | SP_A7, CYBSP_J2_15) - P | Parameters Code Preview | | |

Figure 14 GPIO pin settings in device configurator on ModusToolbox[™] software



Component placement

8 Component placement

In PSoC[™] Creator, you can place Components in different blocks in several ways. For Components with fixed pins, assign the component terminals to the appropriate pin. The following is an example of the UART (SCB mode) Component placement in a PSoC[™] 4200 device, where the SCB implements a UART.

In Figure 15, there are two pin settings for the UART tx and rx terminals. If you select P4[0] and P4[1], the UART is placed on SCB_0; if you select P0[4] and P0[5], the UART is placed on SCB_1. You can configure these pins in the Pin Editor by clicking the **Pins** tab in the DWR window.

| Alias | / Name | Port | | P | in | Lock |
|-------|------------|---|---|----------|--------|------|
| | \UART_1:r: | <pre>K\ P4[0] SCB0:I2C:SCL, SCB0:SPI:MOSI, SCB0:UART:RX</pre> | - | 2 | • | V |
| | \UART_1:t: | <pre>P4[1] SCB0:I2C:SDA, SCB0:SPI:MISO, SCB0:UART:TX</pre> | • | 2 | • | |
| | | | | | | |
| Alias | Name / | Port | | Pi | n | Lock |
| Alias | Name / | Port P0[4] SCB1:12C:SCL, SCB1:SPI:MOSI, SCB1:UART:RX | • | Pi 28 | n • | Lock |

Figure 15 SCB Component placement by pin selection

Analog Components can be placed using the analog device editor. Click the **Analog** tab in the DWR window to open it. Figure 16 shows an example of Opamp Component placement³.

Right-click the opamp (OAx) to relocate the Component to another available hardware slot. The pins change automatically when the Component is relocated.

The third method to place Components is to use the Directive Editor. Select **Topics** in the PSoC[™] Creator Help menu and search "directive" to get more information.

³ The placement details are available only after you build and compile the project, which provides the analog placing and routing details.



Component placement




Figure 16 Opamp Component placement



9 Analog module design tips

Analog design is always challenging. Using the PSoC[™] 4 MCU analog modules involves several hardware design considerations.

9.1 SAR ADC

PSoC[™] 4 MCU has up to two unit 12-bit differential SAR ADC, with a sampling rate up to 1 Msps. As mentioned in I/O pin selection, **SARMUX [7:0]** pins are dedicated for SAR ADC multichannel inputs They provide the lowest parasitic path resistance and capacitance. You can also route the signals from other pins to the SAR ADC using the internal analog bus, but doing so will introduce high switch resistance (R_{sw} in Figure 19) and additional parasitic capacitance.

PSoC[™] 4 MCU also has an internal precision reference of 1.024 V or 1.2 V⁴ (±1 percent). You can use other internal references, including V_{DDA} and V_{DDA} / 2, to extend the SAR ADC's input range. However, note that the accuracy of V_{DDA} and V_{DDA} / 2 as references depends on your power system design, and it probably cannot be better than the 1.024 V or 1.2 V precision reference. When you use the internal reference or V_{DDA} / 2 as your reference, a bypass capacitor on VREF pin can help you run the SAR ADC at a faster clock. See Table 2 for details.

| References | Bypass capacitor at VREF pin | Maximum Component clock frequency |
|-----------------------------------|---------------------------------|--------------------------------------|
| Internal 1.024 V/ 1.2 V | Optional | 1.6 MHz |
| V _{DDA} /2 | Optional | 1.6 MHz |
| V _{DDA} | Optional | 9 MHz |
| Internal 1.024 V/ 1.2 V, bypassed | Mandatory | 18 MHz |
| V _{DDA} / 2, bypassed | Mandatory | 18 MHz |
| External V _{ref} | Mandatory | 18 MHz |

Table 2References for SAR ADC

If you need a reference with a higher accuracy or a specific voltage value, you can connect a custom external reference and a bypass capacitor to the VREF pin.

The SAR ADC is differential physically. When you select Single-ended input mode, you must select the connection for the negative input. There are three options: V_{SS}, V_{REF}, and an external pin. The SAR ADC's input range is affected by the selection as well as by the value of the reference voltage. See the chapter "SAR ADC" in the PSoC[™] MCU architecture reference manual for more information.

You can select the reference and the negative input connection in the **General** tab of the ADC_SAR_SEQ_P4 Component customizer dialog, as Figure 17 shows.

⁴ See the chapter "SAR ADC" in the respective PSoC[™] 4 MCU device architecture TRM to know the internal bypass reference voltage of that device.



| General Channels Built-in | | | 4 Þ |
|---|---|--|---|
| Channel sample rate (SP:1666666 * Clock frequency (kHz): 12000.000 * Actual sample rate per channel: Actual clock frequency: | [13889 - 250000] SPS [1000 - 18000] kHz 166666 SPS 12000 kHz | Clock source Internal External | Sample mode Free running Hardware trigger |
| Input range Vref select: Internal 1.024 Vref value (V): 1.024 Single ended negative inpuVss Differential mode range: Vn +/- 1.024 V Single ended mode range: 0.0 to Vref (1. Interrupt limits Low limit (hex): 0 High limit Compare mode: Result < Low_Limit | .024 V) | Result data format Differential result Single ended result Data format justifi Samples averaged: Alternate resolutio Averaging mode: | : for Signed v cati Right v 2 v |

Figure 17 SAR ADC reference and negative input settings on PSoC[™] Creator

| CY8C4149AZI-S598 | PASS 0 12-bit SAR ADC 0 - Parameters | | 8 | × |
|---|--------------------------------------|-------------------------------|----------|---|
| Peripherals Pins Analog-Routing System Peri | Enter filter text | | 1 | Đ |
| Enter filter text 🖉 🔻 🖻 🗈 | Name | Value | | ^ |
| Resource 1 | Vref Select | Vdda/2 | | |
| ✓ Analog | Vref Voltage (V) | <u></u> 2.5 | | |
| Low-Power Comparator 0 | ? Number of Channels | 2 | | |
| Low-Power Comparator 1 | Injection Channel | | | |
| ✓ ✓ Programmable Analog (PASS) 0 | ⑦ Boost Pump | | | |
| PASS 0 12-bit SAR ADC 0 | ⑦ Target Scan Rate (sps) | 20000 | | _ |
| PASS 0 Continuous Time Block mini (CTBm) 0 | Achieved Free-Run Scan Rate (sps) | 19975 | | |
| PASS 0 Temperature Sensor 0 | ② Achieved Scan Duration | 50.06 us | | |
| ✓ Communication | Connections | | | |
| > Controller Area Network FD (CAN FD) 0 | ⑦ Clock | P 16 bit Divider 2 clk [USED] | | |
| □ Inter-IC Sound Bus (I2S) 0 ε | ⑦ Clock Frequency | 1.778 MHz ± 2% | | |
| Serial Communication Block (SCB) 0 | ② EOS Trigger Output | <unassigned></unassigned> | | |
| Serial Communication Block (SCB) 1 | | | | |
| Serial Communication Block (SCB) 2 | (?) SOC Enable | | | |
| Serial Communication Block (SCB) 3 | ? Vneg for Single-Ended Channels | Vref | | × |
| | PASS 0 12-bit SAR ADC 0 - Parameters | ode Preview | | |

Figure 18 SAR ADC reference and negative input settings in device configurator on ModusToolbox™ software

See the respective device datasheet for more details.



9.1.1 SAR ADC acquisition time

Another parameter of concern is the SAR ADC acquisition time, which depends on your hardware design, as Figure 19 shows.




Figure 19 Equivalent sample and hold circuit of PSoC[™] 4 MCU SAR ADC

 V_{SRC} is the sampled signal source, and R_{SRC} is its output resistance. R_{SW} is the resistance of the path from a dedicated pin to the SAR ADC input, which is about 2.2 k Ω . C_{HOLD} is the sample and hold capacitance, which is about 10 pF.

Figure 20 shows how C_{HOLD} is charged during acquisition time. During acquisition time, the switch in Figure 19 is ON. Assuming that C_{HOLD} is charged from 0, acquisition time is the time required to charge C_{HOLD} to a voltage level (V_{HOLD}) such that the error ($V_{SRC} - V_{HOLD}$) is less than the ADC's resolution.




Figure 20 C_{HOLD} charging process

If the error is smaller than half the ADC's resolution (1/2 * LSB), it should be okay. The error can be related to the acquisition time in the following equation:



$$Error = V_{SRC} \cdot e^{-\frac{t_{ACQ}}{\tau}} = V_{SRC} \cdot e^{-\frac{t_{ACQ}}{(R_{SRC} + R_{SW}) \cdot C_{HOLD}}}$$

Equation 1

Here, t_{ACQ} is the acquisition time, while is the charging time constant.

PSoC[™] 4100/4200 provides a 12-bit differential ADC. If V_{REF} is the reference voltage, the resolution can be expressed in the following equation:

$$LSB = \frac{2V_{REF}}{2^{12}}$$

Equation 2

This example assumes that the negative input is connected to V_{REF} , so that V_{SRC} has an input range from 0 to 2 VREF. If the acquisition time is 9 * (R_{SRC} + R_{SW}) * C_{HOLD} , the error can be expressed as follows:

Error = V_{SRC} · e⁻⁹ $\approx \frac{V_{SRC}}{8013} < \frac{2V_{REF}}{8013} \approx \frac{1}{2} \cdot \frac{2V_{REF}}{2^{12}} = \frac{1}{2} \cdot LSB$

Equation 3

This equation shows that you should choose an acquisition time that is longer than 9 $(R_{SRC} + R_{SW}) C_{HOLD}$ to make the error less than 1/2 LSB of the 12-bit ADC. Select the acquisition time in the **Channels** tab of the ADC_SAR_SEQ_P4 Component customizer dialog, as Figure 21 shows. Note that when you select the number of ADC clocks, the corresponding acquisition time is automatically calculated. See the ADC_SAR_SEQ_P4 Component datasheet for details.

In conclusion, pay attention to the output resistance of the sampled signal source, R_{SRC} , and the resistance introduced by PCB traces in your ADC hardware design. These determine the acquisition time and therefore the sampling rate.

Note: In ModusToolboxTM software, you can enter the minimum acquisition time for each channel such that is longer than 9 * ($R_{SRC} + R_{SW}$) * C_{HOLD} as shown in Figure 22 and Figure 23.



| C | onfigure 'ADC_SAR_SEQ_P4' | | | | | | | | - | | 8 x | |
|---|---------------------------|----------|-------------|------|---|-----|----------|---|--------------------|-----------------|------------|---|
| : | Name: A | DC_SAR_S | eq_1 | | | | | | | | | |
| | General | Chan | nels Built- | in | | | | | | | 4 ۵ | |
| | | | (ADC clock | :s) | | | | | | | | |
| | A clks: 4 | * * | 291.67 n | s | | | | | | | | |
| | B clks: 4 | * * | 291.67 n | s | | | | | | | | |
| | C clks: 4 | - | 291.67 n | s | | | | | | | | |
| | D clks: 4 | | 291.67 n | s | | | | | | | | |
| | Sequenced | channels | : 4 | | | | | | | 1 | | |
| | Channel | Enable | Resolution | Mode | | AVG | Acq time | • | Conversion time | Limit detect | Saturation | |
| | 0 | v | 12 | Diff | • | | A clks | • | 1.5 us | | | |
| | 1 | v | 12 | Diff | • | | A clks | • | 1.5 us | | | |
| | 2 | v | 12 | Diff | • | | A clks | • | 1.5 us | | | |
| | 3 | 1 | 12 | Diff | • | | A clks | • | 1.5 us | | | |
| | INJ | | 12 • | Diff | • | | A clks | • | 1.5 us | | | |
| | | | | | | | | | | | | - |
| | Datashe | eet | | | | | OK | | Apply | | Cancel |] |
| | | | | | _ | | | _ | | | | |

Figure 21 SAR ADC acquisition time settings on PSoC[™] Creator

| CY8C4149AZI-S598 | PASS 0 12-bit SAR ADC 0 - Parameters | Ð | × |
|---|--------------------------------------|--|-----|
| Peripherals Pins Analog-Routing System Peters | Enter filter text | R 🛛 🖛 | Đ |
| Enter filter text 🖉 🔽 🖽 🔺 🗎 🛍 | Name | Value | ^ |
| Resource 1^ | High Threshold | 0 | |
| ✓ Analog | ✓ Channel 0 | | |
| Low-Power Comparator 0 | Input Mode | Differential | |
| Low-Power Comparator 1 | Averaging | | |
| ✓ ✓ Programmable Analog (PASS) 0 | Range Interrupt Enable | | |
| PASS 0 12-bit SAR ADC 0 | ③ Saturation Interrupt Enable | | |
| PASS 0 Continuous Time Block mini (CTBm) 0 r | ② Minimum Acquisition Time (ns) | 167 | |
| PASS 0 Temperature Sensor 0 | Resolution | Full Resolution 12 bit | |
| ✓ Communication | Achieved Acquisition Time | 🖰 32625 ns | |
| Controller Area Network FD (CAN FD) 0 | Achieved Sample Time | 41062 ns | |
| □ Inter-IC Sound Bus (I2S) 0 € | (?) Ch0 Vplus | P2[0] analog (CYBSP_A0, CYBSP_J2_1) [USED] | - |
| Serial Communication Block (SCB) 0 | C and spin | | |
| Serial Communication Block (SCB) 1 | ⑦ Ch0 Vminus | P2[1] analog (CYBSP_A1, CYBSP_J2_3) [USED] | |
| Serial Communication Block (SCB) 2 | ✓ Channel 1 | | |
| Serial Communication Block (SCB) 3 | < Innut Mode | Single-ended | × > |
| < | PASS 0 12-bit SAR ADC 0 - Parameters | Code Preview | |

Figure 22 SAR ADC acquisition time settings for channel 0 in device configurator on ModusToolbox[™] software



| CY8C4149AZI-S598 | PASS 0 12-bit SAR ADC 0 - Parameters | | 8 × |
|--|--------------------------------------|--|-----|
| Peripherals Pins Analog-Routing System Ped F | Enter filter text | ا ق | ĒĒ |
| Enter filter text 🖉 🔽 🖽 | Name | Value | ^ |
| Resource 1^ | ? Ch0 Vminus | P2[1] analog (CYBSP_A1, CYBSP_J2_3) [USED] | |
| ✓ Analog | ✓ Channel 1 | | |
| Low-Power Comparator 0 | Input Mode | Single-ended | |
| Low-Power Comparator 1 | Averaging | | |
| Y 🗹 Programmable Analog (PASS) 0 👔 | Range Interrupt Enable | | |
| PASS 0 12-bit SAR ADC 0 | Saturation Interrupt Enable | | |
| PASS 0 Continuous Time Block mini (CTBm) 0 | Minimum Acquisition Time (ns) | 167 | |
| PASS 0 Temperature Sensor 0 | Resolution | Full Resolution 12 bit | |
| ✓ Communication | (?) Achieved Acquisition Time | 🖰 562 ns | |
| > Controller Area Network FD (CAN FD) 0 | Achieved Sample Time | 9000 ns | |
| Inter-IC Sound Bus (I2S) 0 | | | |
| Serial Communication Block (SCB) 0 | (?) Ch1 Vplus | P2[2] analog (CYBSP_A2, CYBSP_J2_5) [USED] | |
| Serial Communication Block (SCB) 1 | ✓ Advanced | | |
| Serial Communication Block (SCB) 2 | Store Config in Flash | | |
| Serial Communication Block (SCB) 3 | < | | ~ |
| | | Code Preview | , |

Figure 23 SAR ADC acquisition time settings for channel 1 in device configurator on ModusToolbox™ software

9.2 Opamps

The PSoC[™] 4 MCU CTBm/CTB provides up to four opamps, which facilitate your analog signal chain design. You can configure each opamp as an amplifier, a follower, or a comparator, as shown Figure 24. The PSoC[™] 4100PS device CTBscan be configured as programmable gain amplifiers (PGAs) with in-built gain setting resistors.

You can configure the Power mode and output drive capability in the **General** tab of the OpAmp_P4 customizer dialog, as Figure 24 shows. The opamps have three Power modes. For each Power mode, the opamp has a different input offset voltage, gain bandwidth (GBW) product, and operating current. See the device datasheet for specific values.

You should consider the relation between bandwidth and gain. For example, the highest GBW, 6 MHz, occurs in the High-power/Bandwidth mode. In this case, if the bandwidth of the signal to be amplified is 60 kHz, then the gain cannot be higher than 100 or the amplified signal will be distorted.

If you route an opamp output terminal to a pin for external use, select **Output to pin** for the Output mode. If you route the output terminal for internal use, for example to an input of the SAR ADC, select **Internal only** instead.



| Configure 'OpAmp_P4' | | 8 x | |
|---|---|--------|--|
| General Built-in Mode OpAmp Follower Power/Bandwidth Low Medium High | Output Internal only Output to pin Compensation Low `ance Medium Nigh | | |
| Deep sleep operation Disabled | | Cancel | |

Figure 24 OpAmp_P4 component settings

| CY8C4149AZI-S598 | PASS 0 CTB 0 OpAmp 1 - Parameters | | ð × |
|--|--|---|-----|
| Peripherals Pins Analog-Routing System Ped P | Enter filter text | ق 🖉 | |
| Enter filter text 🖉 🏹 🖻 🖽 | Name Value | | |
| Resource 1 | Peripheral Documentation | | |
| ✓ Analog | Configuration Help Open | CTB Documentation | |
| Low-Power Comparator 0 | ∽ General | | |
| Low-Power Comparator 1 | Power Mediu | ım | ~ |
| ✓ ✓ Programmable Analog (PASS) 0 | 🕐 Unity-Gain Bandwidth 📋 Ap | pprox: 3 MHz | |
| PASS 0 12-bit SAR ADC 0 | 🕜 Charge Pump Enable 🗵 | | |
| ✓ ✓ PASS 0 Continuous Time Block mini (CTBm) 0 g | | pprox: 0 to Vdda - 0.2 V | |
| PASS 0 CTB 0 OpAmp 0 | Output Drive | ut to pin | ~ |
| PASS 0 CTB 0 OpAmp 1 | Connections | | |
| PASS 0 Temperature Sensor 0 | Vplus Input | P1[5] analog (CYBSP_A11, CYBSP_J2_8) [USED] | |
| Communication | (?) Vminus Input | P1[4] analog (CYBSP_A10, CYBSP_J2_6) [USED] | |
| > Controller Area Network FD (CAN FD) 0 | () vminus input | | |
| Inter-IC Sound Bus (I2S) 0 | Output (to pin) | P1[3] analog (CYBSP_A9, CYBSP_J2_4) [USED] | |
| Serial Communication Block (SCB) 0 | Advanced | | _ |
| Serial Communication Block (SCB) 1 | Advanced Store Config in Flash | | |
| | PASS 0 CTB 0 OpAmp 1 - Parameters | Code Preview | |

Figure 25 OpAmp settings in device configurator on ModusToolbox™ software

9.3 Comparators

PSoC[™] 4 MCU provides as many as six comparators. Four comparators are implemented using the opamps in the CTBm/CTB module, and the other two are the low-power comparators. All comparators' outputs can be routed to PSoC[™] 4 MCU UDB resources. This helps you leverage the outputs flexibly. For example, you can invert an output's logic value. PSoC[™] 4 MCU provides three Speed modes for each comparator. For each mode, the comparator has a different output slew rate and operating current. See the device datasheet for specific values.

The low-power comparators can monitor external analog voltage levels in Low-power modes. For more information, see the device datasheets.



When an analog signal's voltage is divided by a resistor network before it is input into a comparator, take the input resistance of the comparator into account. You can get the comparator's input resistance from the device datasheet.

9.4 CAPSENSE[™]

You can connect any $PSoC^{M} 4$ pin to a CAPSENSE^M sensor except **CMOD** (or **C_MOD**) pins, which are reserved for C_{MOD}^{5} . When you need to use a shield electrode for waterproofing or proximity features, you may also need to reserve **CTANK** (or **C_SH_TANK**) pin for C_{SH_TANK} . If the parasitic capacitance of the shield is less than 200 pF, it is optional to use C_{SH_TANK} ; otherwise, it is mandatory.

The value for C_{MOD} and $C_{SH_{TANK}}$ is usually 2.2 nF. The value may be higher if the parasitic capacitance of the sensors is higher.

In Mutual capacitance sensing mode, you can connect any PSoCTM 4 MCU pin to a CAPSENSETM Rx/Tx sensor. Two integrating capacitors (C_{INT1} and C_{INT2}) are required for proper operation. A 470-pF capacitor is recommended on C_{INT1} and C_{INT2} . For C_{MOD} and C_{INT} , it is recommended to use temperature compensated and stable dielectric capacitors, for example, COG (NP0) capacitors.

CAPSENSE[™] detects a finger touch by a tiny variation in the sensor's capacitance (less than 1 pF). It is very sensitive to both signal and noise. Note the PCB layout tips for CAPSENSE[™]. See AN85951 - PSoC[™] 4 and PSoC[™] 6 MCU CAPSENSE[™] design guide for more details.

Pins with a large sink current that are close to CAPSENSE[™] pins can introduce an offset to the CAPSENSE[™] module's "GND." Figure 26 illustrates a switch circuit for CAPSENSE[™] in IDAC source mode. R1 and R2 represent the resistances of PSoC[™] 4 internal traces, and R3 represents the resistance of a PCB trace. A shared return path of sink current and CAPSENSE[™] current is composed of R2 and R3. The closer a pin with a large sink current is to the CAPSENSE[™] pin, the more the sink current that flows through the return path, generating a greater offset.




Figure 26 Sharing return path

⁵ PSoC[™] 4100S Max and PSoC[™] 4000T have the fifth-generation capacitive sensing method "multi sense converter (MSC)" block, which requires two CMODs for both self-capacitance and Mutual-capacitance sensing modes for each channel, unlike the previous capacitive sensing generations.



This offset is undesirable and may cause fluctuations in the CAPSENSE[™] reading and possible false triggers. Offset compensation can be done in firmware, but it is strongly recommended that you remove the offset in the hardware design instead. Keep pins with a large sink current as far as possible from the CAPSENSE[™] pins (best practice is by more than three pins). In addition, pay attention to the return path in your PCB. See AN57821 -PSoC[™] 3, PSoC[™] 4, and PSoC[™] 5LP mixed-signal circuit board layout considerations for more details on mixedsignal circuit design.

9.5 Current DACs (IDACs)

PSoC[™] 4 MCU provides up to four IDACs: two 8-bit and two 7-bit. See the device datasheet for the electrical specifications. There are two gain options for each IDAC. Table 3 gives the detailed resolutions and capabilities for each IDAC and gain option.

 Table 3
 IDAC resolutions and output current capabilities

| | 4X Gain | | 8X Gain | |
|------------|---------------|---------------------------|---------------|---------------------------|
| | Step (μA/bit) | Output capability (μΑ) | Step (µA/bit) | Output capability (μΑ) |
| 8-bit IDAC | 1.2 | 306 | 2.4 | 612 |
| 7-bit IDAC | 1.2 | 152.4 | 2.4 | 304.8 |

You can set up the IDACs in the Configure tab of the IDAC_P4 Component customizer dialog, as Figure 27 shows.

| Configure 'IDAC_P4' | | 8 × | |
|--|-------------------------|--------|--|
| Name: IDAC_1 | | | |
| Configure Built-in | | 4 Þ | |
| Polarity | Resolution | | |
| 🔘 Positive (Source) | 8−bit | | |
| Negative (Sink) | 🔘 7-bit | | |
| Value | Range | | |
| uA: 144.0 🚔 | | | |
| 8 bit hex 78 🌲 | 🔘 0-612 uA (2.4 uA/bit) | | |
| Note: changing any value field recalculates the othe: | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| Datasheet | OK Apply | Cancel | |
| | | | |

Figure 27 IDAC settings on PSoC[™] Creator



| CY8C4147AZI-5475 | CSD (CapSense, etc.) 0 (CYBSP_CSD) - Parameters | | ØX |
|--|---|---|---------|
| Peripherals Pins Analog-Routing System Peripheral-Clocks DMA | Enter filter text | | 2 5 🖻 🕀 |
| Enter filter text 🖉 🔽 🖽 👘 | Name Peripheral Documentation | Value | |
| Resource Name(s) Personality | Configuration Help | Open CSD Documentation | |
| Analog Communication | (?) CapSense Middleware | Open CapSense Documentation | |
| Digital System | ✓ Inputs | | |
| CSD (CapSense, etc.) 0 CYBSP_CSD CSD-1.0 ▼ | (?) Clock | P 16 bit Divider 0 clk (CYBSP_CSD_CLK_DIV) [USED] | - |
| Watchdog Counters (WDC) wco_0_wdc_0 | CapSense CapSense Enable CapSense | v | |
| Watchdog Timer (WDT) srss_0_wdt_0 | External Tools CapSense Configurator | Launch CapSense Configurator | |
| | (?) CapSense Tuner | Launch CapSense Tuner | |
| | CSDADC Enable CSDADC | | |
| | CSDIDAC Prable CSDIDAC | V | |
| | IDAC A Channel | GPIO | • |
| | (?) IDAC B Channel | GPIO | - |
| | (?) Hardware Initialization Time (us) | 10 | |
| | Store CSDIDAC Configuration in Flash | | |
| | CSDIDAC Channels (?) IdacAchannel | PO[0] analog [SHARED] | • |
| | (?) IdacBchannel | P0[3] analog [SHARED] | - |
| | CSD (CapSense, etc.) 0 (CYBSP_CSD) - Parameters | Code Preview | |

Figure 28 IDAC settings in Device Configurator on ModusToolbox[™] software

See CSDIDAC middleware library for more details.

Through two internal analog buses, you can route IDAC outputs to any two different pins that support analog routing.

Note: CAPSENSE[™] requires one or two IDACs. Ensure that the intended IDACs are not used by CAPSENSE[™].

The PSoC[™] 4100PS device has programmable voltage reference (PVref) and a 13-bit voltage DAC (VDAC) Components. See PVref Component datasheet and VDAC Component datasheet for more details on Component parameters.



Summary

10 Summary

PSoC[™] 4 MCU provides a flexible solution for designing digital and analog applications. This application note documented the considerations that you need to keep in mind when you build a hardware system around PSoC[™] 4 MCU.



Appendix A - Schematic checklist

11 Appendix A - Schematic checklist

The answer to each item in the following checklist should be Yes (Y) or Not Applicable (N.A.). For example, if you power a PSoC[™] 4 MCU device with an unregulated external supply in your application, you can mark all the items of "Power (regulated external supply)" as N.A.

| Catalog | Item | Y/N/N.A. | Remark |
|-------------------------------------|---|----------|--------|
| Power | Is the voltage at the V_{DDA} pin always greater than or equal to the voltages at the V_{DDD} pins? | | |
| | Is VDDIO \leq VDDD \leq VDDA? | | |
| Power (unregulated external supply) | Are the power supply pin connections made in accordance with Figure 1? | | |
| | Are the 0.1- μ F and 1- μ F capacitors connected to each V _{DDD} , V _{DDIO} , V _{DDA} , or V _{DDR} pin? | | |
| | Are the voltages (including ripples) at the V_{DDD} and V_{DDA} pins in the range of 1.8 V to 5.5 V? | | |
| | Is the V_{CCD} pin connected to a 1- μF capacitor and no other external load? | | |
| | Is the V_{CCD} pin unconnected with an external supply? | | |
| | Is the power supply on the V_{DDR} pin higher than 1.9 V. | | |
| Power (regulated external supply) | Are the power supply pin connections made in accordance with Figure 2? | | |
| | Are the 0.1- μ F and 1- μ F ceramic decoupling capacitors connected to each V _{CCD} , V _{DDD} , and V _{DDA} pin? | | |
| | Are the voltages (including ripples) at the V_{DDD} and V_{DDA} pins in the range of 1.71 V to 1.89 V? | | |
| | Does your PSoC [™] MCU device belong to non-Bluetooth [®] LE families? | | |
| Clocking | Is the external clock connected to EXT_CLK pin? | | |
| | Is the external clock's frequency less than or equal to 48 MHz (including tolerance)? | | |
| | Is the external clock's duty cycle from 45 percent to 55 percent? | | |
| Reset | Is the reset pin connection made in accordance with Figure 8? | | |
| Programming and debugging | Is the SWD connector's pin map in accordance with one of the pin maps in Figure 10 or Figure 11? | | |
| | Are the SWD signals connected to SWD_CLK pin and SWD_DATA pin? | | |
| | Is there a header available to program and debug the PSoC [™] 4 MCU using an external programmer? | | |
| GPIO pins | Is the assignment of your GPIO pins done in the sequence described in I/O pin selection? | | |
| | Is any GPIO pin's sink current lower than 8 mA? | | |
| | Is any GPIO pin's source current lower than 4 mA? | | |



Appendix A - Schematic checklist

| Catalog | Item | Y/N/N.A. | Remark |
|---|--|----------|--------|
| | Is the GPIO pins' total source current or sink current smaller than device capability? | - | - |
| | Are port 4, 5, 6, 7 pins used according to Port 4, 5, 6, and 7 GPIO Pins? | - | - |
| Low-power comparators | | | - |
| CTBm | Is the assignment of the CTBm's fixed pins in accordance with supported pins? | | - |
| SCB | Is the assignment of the SCB's fixed pins in accordance with the device datasheet? | - | - |
| | Are there pull-up resistors connected on the I2C bus ? | | |
| SAR ADC | Is the connection of the bypass capacitor in accordance with supported pin? | - | - |
| | Is the acquisition time of each SAR ADC channel enough to keep the error less than 1/2 LSB? | - | - |
| CAPSENSE™ | Are the pins with strong sink current kept away from the CAPSENSE™ pins (the space is more than three pins)? | - | - |
| | Is C _{MOD} ⁶ connected to CMOD (or C_MOD) pin? | - | - |
| | Is C _{SH_TANK} connected to CTANK (or C_SH_TANK) pin? | - | - |
| | Are the C_{INT1} and C_{INT2}^{7} capacitors connected for mutual capacitive sensing? | - | - |
| | Are the CAPSENSE [™] sensor, shield, Rx, and Tx signals selected based on recommendations provided in AN85951 - PSoC [™] 4 and PSoC [™] 6 MCU CAPSENSE [™] design guide? | - | - |
| I2C/UART communication with the host controller | To use I2C/UART communication for tuning the CAPSENSE™ parameters through a host controller, it is recommended to have a header for this interface. | - | - |
| | Is there a header available for the above purpose? | - | - |
| IDAC | Is the IDAC not being used by CAPSENSE™? | - | - |

Application note

⁶ Two C_{MOD} capacitors, C_{MOD1} and C_{MOD2}, per channel are required in devices with fifth-generation CAPSENSE[™].

⁷ The C_{INT} capacitors C_{INT1} and C_{INT2} are called the C_{MOD} capacitors C_{MOD1} and C_{MOD2} in devices with fifth-generation CAPSENSETM.



Appendix B - PCB layout tips

12 Appendix B - PCB layout tips

- Note: Before beginning a PCB layout for PSoC[™] MCU, it is a good idea to look at AN57821 PSoC[™] 3, PSoC[™] 4, and PSoC[™] 5LP mixed-signal circuit board layout considerations. Appendix A of that application note shows example PCB layouts and schematics for various PSoC[™] packages.
- Note: PSoC[™] 3, PSoC[™] 4 MCU, and PSoC[™] 5LP kit schematics provide good examples of how to incorporate the PSoC[™] MCU device into board schematics. For more information, see <u>References</u>.

There are many classic techniques for designing PCBs for low noise and EMC. Some of these techniques include:

• **Multiple layers:** Although they are more expensive, it is best to use a multilayer PCB with separate layers dedicated to the V_{SS} and V_{DD} supplies. This gives good decoupling and shielding effects. Separate fills on these layers should be provided for V_{SSA}, V_{SSD}, V_{DDA}, V_{DDIO}, and V_{DDD}.

To reduce cost, a two-layer or even a single-layer PCB can be used. In that case, you must have a good layout for all V_{SS} and V_{DD} .

• **Ground and power supply:** There should be a single point for gathering all ground returns. Avoid ground loops, or minimize their surface area. All component-free surfaces of the PCB should be filled with additional grounding to create a shield, especially when using two-layer or single-layer PCBs.

The power supply should be close to the ground line to minimize the area of the supply loop. The supply loop can act as an antenna and can be a major emitter or receiver of EMI.

• **Decoupling:** The standard decoupler for external power is a 100- μ F capacitor. Supplementary 0.1- μ F capacitors should be placed as close as possible to the V_{SS} and V_{DD} pins of the device to reduce high-frequency power supply ripple.

Generally, you should decouple all sensitive or noisy signals to improve the EMC performance. Decoupling can be both capacitive and inductive.

- **Component position:** Separate the circuits on the PCB according to their EMI contribution. This will help reduce cross-coupling on the PCB. For example, separate noisy high-current circuits, low-voltage circuits, and digital components.
- **Signal routing:** When designing an application, the following areas should be closely studied to improve the EMC performance:
 - Noisy signals. For example, signals with fast edge times
 - Sensitive and high-impedance signals
 - Signals that capture events, such as interrupts and strobe signals

To improve the EMC performance, keep the trace lengths as short as possible and isolate the traces with V_{ss} traces. To avoid crosstalk, do not route them near to or parallel to other noisy and sensitive traces.

For more information, several references are available:

- The Circuit Designer's Companion, Second Edition, (EDN Series for Design Engineers), by Tim Williams
- PCB Design for Real-World EMI Control (The Springer International Series in Engineering and Computer Science), by Bruce R. Archambeault and James Drewniak
- Printed Circuits Handbook (McGraw Hill Handbooks), by Clyde Coombs
- EMC and the Printed Circuit Board: Design, Theory, and Layout Made Simple, by Mark I. Montrose
 Application note
 34
 001-8



Appendix B - PCB layout tips

• Signal Integrity Issues and Printed Circuit Board Design, by Douglas Brooks



References

References

- [1] AN79953 Getting started with PSoC[™] 4 MCU
- [2] AN72845 Design guidelines for Infineon quad flat no-lead (QFN) packaged devices
- [3] AN86233 PSoC[™] 4 MCU low-power modes and power reduction techniques
- [4] AN80994 Design considerations for Electrical Fast Transient (EFT) Immunity
- [5] AN57821 PSoC[™] 3, PSoC[™] 4, and PSoC[™] 5LP mixed-signal circuit board layout considerations
- [6] AN91445 Antenna design and RF layout guidelines
- [7] AN91184 PSoC[™] 4 Bluetooth[®] LE designing Bluetooth[®] LE applications
- [8] AN95089 PSoC[™]/PRoC Bluetooth[®] LE crystal oscillator selection and tuning techniques
- [9] AN73854 PSoC[™] Creator Introduction to bootloaders
- [10] CY8C4xxx, CYBLxxxx programming specification
- [11] PSoC[™] 4 application notes
- [12] PSoC[™] 4 CAD resources
- [13] PSoC[™] 4 device datasheets
- [14] PSoC[™] 4 reference manuals
- [15] AN85951 PSoC[™] 4 and PSoC[™] 6 MCU CAPSENSE[™] design guide

Review the following PSoC[™] 4 MCU kit schematics for information on how to incorporate PSoC[™] MCU into board schematics.

- [16] CY8CKIT-040 PSoC[™] 4000 pioneer development kit
- [17] CY8CKIT-041-41XX PSoC[™] 4100S CAPSENSE[™] pioneer kit
- [18] CY8CKIT-042 PSoC[™] 4 pioneer kit
- [19] CY8CKIT-042-BLE-A Bluetooth[®] Low Energy 5.3 compliant pioneer kit
- [20] CY8CKIT-044 PSoC[™] 4 M-series pioneer kit
- [21] CY8CKIT-043 PSoC[™] 4 M-series prototyping kit
- [22] CY8CKIT-045S PSoC[™] 4500S pioneer kit
- [23] CY8CKIT-046 PSoC[™] 4 L-series pioneer kit
- [24] CY8CKIT-147 PSoC[™] 6 Wi-Fi BT prototyping kit
- [25] CY8CKIT-149 PSoC[™] 4100S Plus prototyping kit
- [26] CY8CKIT-041S-MAX PSoC[™] 4100S Max pioneer kit
- [27] CY8CKIT-148 PSoC[™] 4700S Inductive Sensing Evaluation Kit
- [28] CY8CKIT-148-COIL Inductive sensing coil breakout board



References

[29] CY8CKIT-040T PSoC[™] 4000T CAPSENSE[™] Evaluation Kit

Note: The schematic files of a kit can be found in the PCB design data section in respective kit webpage.



Revision history

Revision history

| Document revision | Date | Description of changes |
|-------------------|------------|--|
| ** | 2014-02-27 | New application note |
| *A | 2014-10-07 | Changed the title to "PSoC [™] 4100/4200 Hardware Design Considerations - AN88619" to address only PSoC [™] 4100/4200 devices |
| | | Corrected names and links for reference documents |
| | | Added the latest references |
| | | Added the link for PSoC [™] 4100/4200 SCH and PCB libraries |
| *B | 2015-03-25 | Added a table to illustrate the differences between PSoC [™] 4100 and PSoC [™] 4200 |
| | | Added TQFP-48 descriptions |
| | | Added variable VDDA introduction |
| | | Added routed clock introduction in "Clocking" section |
| | | Updated PSoC [™] Creator Component snapshot per PSoC [™] Creator 3.1 |
| *C | 2015-05-26 | Updated for PSoC [™] 4100M/4200M device |
| | | Updated template |
| | | Changed the title |
| *D | 2015-10-15 | Updated the descriptions to accommodate all PSoC [™] 4 device families |
| | | Corrected SAR's clock frequency upper limits under different VREF pin |
| | | connection scenarios |
| | | Refreshed the snapshots with PSoC [™] Creator 3.2 |
| | | Corrected the VCCD pin capacitor value from 0.1 μF to 1 μF |
| | | Clarified that HFCLK connection to pin is not available |
| *E | 2016-01-29 | Added self-help section in the beginning of the document. |
| | | Added PSoC [™] 4 L-series information throughout the document. |
| | | Updated Power Supply Diagram for PSoC [™] 4 Bluetooth [®] LE. |
| | | Updated Checklist for PSoC [™] 4 Bluetooth [®] LE and the VCCD pin usage. |
| | | Added Cross References to Bluetooth [®] LE Documents. |
| *F | 2018-03-09 | Updated template |
| | | Updated for PSoC [™] 4100PS device |
| | | Updated Figure 4 and Figure 5 |
| | | Updated PSoC [™] Resources with PSoC [™] 6 references |
| | | Updated Related Documents with references to AN73854 and |
| | | Programming specification document |
| *G | 2019-05-24 | Updated for PSoC [™] 4500 device |
| *H | 2020-05-06 | Updated Appendix B. PSoC [™] 4100S Plus Flash memory, SRAM and Clocks, and add PSoC [™] 4500S |
| | | Updated PSoC [™] 4500 to PSoC [™] 4500S |
| * | 2021-09-23 | Updated with the information of PSoC [™] 4100S Max device |
| | | Updated to Infineon template |
| | | Added ModusToolbox™ software tool details |
| *J | 2022-05-12 | Updated for the PSoC [™] 4000T device requirements |



Revision history

| Document revision | Date | Description of changes |
|-------------------|------------|--|
| | | Added "I2C/UART communication with the host controller" in the Schematic checklist section |
| | | Added footnotes 6 and 7 about the requirement of two CMod capacitors required for each channel in fifth-generation CAPSENSE™ |
| *К | 2022-12-05 | Updated the decoupling and bypass capacitor requirement in Section 3.1. |
| *L | 2024-05-31 | Fixed the broken links. Added Bluetooth [®] note in Trademarks section. |

Trademarks

All referenced product or service names and trademarks are the property of their respective owners. The Bluetooth[®] word mark and logos are registered trademarks owned by Bluetooth SIG, Inc., and any use of such marks by Infineon is under license.

Edition 2024-05-31 Published by

Infineon Technologies AG 81726 Munich, Germany

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: erratum@infineon.com

Document reference 001-88619 Rev. *L

Important notice

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.