

Please note that Cypress is an Infineon Technologies Company.


The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



THIS SPEC IS OBSOLETE

Spec No: 001-62914

Spec Title: AN62914 - PROGRAMMING FLEXO(TM) LOW NOISE
CLOCK GENERATORS

Replaced by: None

Programming FleXO™ Low Noise Clock Generators

Author: Kelly Mass, Brijesh A Shah

Associated Project: No

Associated Part Family: CY2X013, CY2X014, CY2XF23/24, CY2XF32/33/34

Software Version: CyClockWizard 1.0

Related Application Notes: [Frequency Margining using FleXO and Its Applications](#)

FleXO™ is a family of low phase noise clock generators and oscillators, consisting of both fixed frequency devices and programmable devices. This application note fully explains the software and hardware tools available for FleXO, and the process of programming devices for applications that are not supported by the off-the-shelf fixed frequency devices.

Contents

1	Introduction.....	1	4.3	Instant Programming	8
2	FleXO Product Overview	1	4.4	Multi-step Programming.....	9
2.1	FleXO Product Types.....	1	5	Programming for Production	9
2.2	Explaining Factory and Field Programmable Devices	2	6	Summary.....	9
2.3	Key FleXO Parameters.....	3	Appendix A.	Available Factory Programmed FleXO Devices	10
3	FleXO Programming Tools	3	Appendix B.	Verifying Performance	11
3.1	Software.....	3	6.1	Evaluation Board	11
3.2	Hardware	4	6.2	Phase Noise and Phase Jitter	12
3.3	Third Party Programmers.....	4	6.3	Simulated Versus Actual Phase Noise	12
4	Programming Flow	4	6.4	Measuring Jitter.....	13
4.1	Generate Configuration JEDEC File:	4			
4.2	Device Programming with the CY3675	8			

1 Introduction

FleXO is a family of high performance (low phase noise) single output clock generators and oscillators. Fixed frequency devices are available off the shelf for common frequencies. Programmable devices are offered to support applications that are not covered by the fixed frequency offerings. Available output standards are LVPECL, LVDS and CMOS.

Programmability means that these devices can be configured to almost any frequency between 8 MHz and 690 MHz. They can also be optimized for minimum phase noise over a user specified range of offset frequencies.

This application note collects in one place all of the information necessary to enable a user to select device, generate configuration and program FleXO devices.

2 FleXO Product Overview

The FleXO family consists of several device types. They all feature low phase noise and jitter, and have a single output.

2.1 FleXO Product Types

The two basic categories of FleXO devices are oscillators and clock generators.

- **Oscillator:** Uses an internal crystal
- **Clock generator:** Uses an external clock source – either a crystal or a 1.8 V clock

Additional features are available which distinguish certain devices from ordinary oscillators and generators.

- **Frequency margining:** Output frequency switching – either pin controlled or I²C controlled. Also known as frequency select.
- Voltage controlled oscillator (VCXO) / clock generator

Table 1 and Table 2 summarize the FleXO device types and part numbers.

Table 1. FleXO Crystal Oscillator Products

Part Number	Function	Output	Package	Programmable
CY2X013	Crystal oscillator (XO)	LVDS	6-ld LCC 5 x 3.2 mm	Supports Factory and Field Programmability
CY2X014	Crystal oscillator (XO)	[LVPECL		
CY2XF23 ^[1]	Crystal oscillator with frequency margining, I ² C controlled	LVDS		
CY2XF24 ^[1]	Crystal oscillator with frequency margining, I ² C controlled	LVPECL		
CY2XF32	Crystal oscillator with frequency margining, pin select	CMOS		
CY2XF33	Crystal oscillator with frequency margining, pin select	LVDS		
CY2XF34	Crystal oscillator with frequency margining, pin select	LVPECL		

Note: 1. I²C is used to write in volatile memory to change the output frequency.

Table 2. Fixed Frequency FleXO Clock Generator Products

Part Number	Function	Output	Package
CY2XLnn [2]	Clock generator	LVDS	8-pin TSSOP
CY2XPnn [2]	Clock generator	LVPECL	8-pin TSSOP
CY2VCnnn [2]	Voltage controlled clock generator	LVPECL	16-pin TSSOP

Note: 2. Rather than listing all available individual part numbers, this table lists “family” part numbers. The characters “nn” and “nnn” are place holders for numeric values which define particular devices.

2.2 Explaining Factory and Field Programmable Devices

Some FleXO devices, such as the CY2XP31 and CY2XL11, are fully pre-programmed for a particular frequency or set of frequencies. No field programming is required. Currently, all clock generator products are factory programmed and are not offered as field programmable devices. The frequencies are found in Appendix A and the individual datasheets. To request clock generator products with different frequencies, please contact your local Cypress salesperson.

The crystal oscillator products are also offered as factory programmed parts to support common frequencies. For all other frequencies, field programmable devices are available.

Field programmable devices have an internal one time programmable (OTP) memory which controls device functions such as output frequency and control pin functionality. This internal memory is not configured when the devices are shipped, and they must be programmed on a device programmer before being installed on a board. This permits you to define parts to suit your exact needs. This flexibility is particularly important for the frequency select devices, where few customers share the same requirements. Field programmable devices are the key topics of this application note.

Until it is programmed, a field programmable device's behavior is undefined. After it is programmed, it always powers on to the same configuration. They are not suitable to in-system programming and must be programmed prior to installation on a board. I2C can be used to write in volatile memory of device to change output frequency. Data written via I2C will last till next power down of device. For details on output frequency change using I2C, please refer Application Note “[Frequency Margining using FleXO and Its Applications – AN52133](#)”.

2.3 Key FleXO Parameters

The following table summarizes some of FleXO's key operating parameters.

Table 3. Key FleXO Parameters

Parameter	Range
V _{DD}	2.5 V or 3.3 V
Number of outputs	1
Number of pin selectable output frequencies, CY2XF32 / 33 / 34	4
Number of I ² C configurable output frequencies, CY2XF23 / 24	Unlimited
Output Standards	LVPECL, LVDS, CMOS
Output frequency, LVPECL & LVDS	50–521 MHz, 529–596 MHz, 617–690 MHz
Output frequency, CMOS	8–200 MHz
Reference crystal	20–30 MHz
External input reference (1.8 V only)	15–40 MHz
Frequency synthesis resolution	< 0.1 ppm
Temperature range	0 to 70 °C, –40 to +85 °C
Oscillator frequency tolerance, commercial temperature	±35 ppm
Oscillator frequency tolerance, industrial temperature	±55 ppm
VCXO pull range	Up to ±115 ppm
Output control	Output enable, power down
Packages	6-pin LCC, 8-pin TSSOP, 16-pin TSSOP

3 FleXO Programming Tools

The following sections describe the Cypress software and hardware that are needed to program a field programmable FleXO clock. Third party support is also described.

3.1 Software

CyClockWizard is the latest software tool for Cypress clock products, and includes the following functionality:


- Parametric device search
- Generate device configuration JEDEC file
- Programming using CY3675 Kit

CyClockWizard is the only software tool needed to generate configuration JEDEC and program FleXO devices. It is free and downloadable from following link: [CyClockWizard 1.0](#).

3.2 Hardware

Cypress offers the CY3675 kit for programming FleXO devices. There are two parts to the programmer. The base unit – or motherboard – is the CY3675-CLKMAKER1. It is the larger board seen in [Figure 1](#). This board contains all of the programming electronics, and also the USB communication interface. The appropriate socket adapter must be installed onto the base unit. The CY3675-LCC6A socket is available to support FleXO oscillator devices.

Figure 1. CY3675-CLKMAKER1 and CY3675-LCC6A



The CY3675-CLKMAKER1 and associated CY3675 adapter boards can be purchased online from the Cypress Store: [CY3675-CLKMAKER1 CyClockMaker Clock Programming Kit](#).

3.3 Third Party Programmers

BP Micro offers programming support for many Cypress products, including FleXO. Their socket module ASML06LCC supports the FleXO oscillator devices in the 6-lead LCC package. This socket module works with a wide range of BP Micro programmers.

The list of Third party programmers for Cypress clocks is available on following link: [Third-Party Programmer List](#)

4 Programming Flow

Programming a FleXO device is a two step process. Both steps use the CyClockWizard software. First, the device parameters are entered and a JEDEC programming file is generated. The second step uses this programming file and the CY3675 programmer to program the device.

The demonstration of Generating configuration JEDEC file and programming FleXO device is shown in Video available at following link: [Programming FleXO Low Noise Clock Generator](#)


The following sections describe these two steps in detail.

4.1 Generate Configuration JEDEC File:

To generate JEDEC file for specific Application, user should pursue following steps. These steps are shown in [Video](#).

1. Install [CyClockWizard 1.0 Software](#)
2. Create New Project in CyClockWizard
3. Browse relevant FleXO device in Column “Name” and click on “Configure” to open device configuration window (shown in [Figure 2](#))


Figure 2. Select Device and Open Configuration Window



4. Navigate to different Tabs and enter desired data or select appropriate options
For example

- Enter data in VDD, I2C Address, Phase Noise and CLK Tabs for Frequency margining device with I2C (shown in Figure 3)
- Enter data in VDD, FSx, Phase Noise and CLK Tabs for Frequency margining device with Pin (shown in Figure 4)

Figure 3. Parameters Tabs for Frequency Margining Device with I2C



5. Click on “Calculate” button to generate configuration JEDEC file (shown in Figure 4).
6. Different options of Phase Noise plots will appear, select desired one and JEDEC file will get updated accordingly (shown in Figure 5)
7. Configuration JEDEC file is generated and saved in output folder of project. The shortcut to open project output folder is given in CyClockWizard menu bar (shown in Figure 3).

Figure 4. Parameters Tabs for Frequency Margining Device with Pin





Figure 5. Different Phase Noise Graph Options



4.2 Device Programming with the CY3675

CyClockWizard software is used in combination with the CY3675 programmer to program FleXO devices. The required CY3675 programming adapter is [CY3675-LCC6A](#).

Setting up the CY3675 is easy:

1. Mount the adapter CY3675-LCC6A onto the CY3675-CLKMAKER1 base board.
2. Install the USB interface board onto the 5 pin connector on the bottom of the board. *Do not* plug it into the 5 pin connector on the *top* edge of the board. Figure 6 shows all of the pieces connected together.
3. Connect the board to a power source and connect the USB cable between the board and the computer.
4. Place an unprogrammed FleXO device in the IC socket.

Figure 6. Connection of the USB interface board



The CyClockWizard has two possible flows to program a device.

1. **Instant Programming:** Immediately following the creation of a device configuration in CyClockWizard
2. **Multi Step Programming:** To program using a previously created device configuration


4.3 Instant Programming

After creating a device configuration in CyClockWizard (by clicking on the **Configure** button), the **Program** icon is available in the toolbar. This icon is shown in [Figure 7](#). To program a device with the configuration just created,

1. Place a blank FleXO device in the CY3675 socket.
2. Click the **Program** toolbar icon.

CyClockWizard verifies that the CY3675 adapter board is correct, that the device is blank, and it verifies the final programming results. The results are shown in the pop-up log window.

Figure 7. Instant Program Icon



4.4 Multi-step Programming

One step programming is not available for previously created device configurations, as indicated whenever the **Program** icon is grayed out. The steps for programming a device using any previously created .JED file are outlined as following.

1. Place a blank FlexO device in the CY3675 socket.
2. Select **Programmer** from the **Tools** menu. This opens a new **Clock Programmer** window.
3. Click the port that appears in the **Available Port(s)** pane. If no port is shown, it is because Clock Programmer is not communicating with the CY3675.
4. Select a Device (part number).
5. Select a .JED files by clicking on the **Open JEDEC** toolbar icon and selecting a file.
6. Click the **Program** toolbar icon.

5 Programming for Production

The CY3675 is a low cost programmer intended for prototyping and other low volume applications. To program devices in larger volumes, customers usually pursue one of the following paths:

- Programming by the customer using a production programmer
- Programming by a Cypress distributor or third party programming vendor
- Programming by Cypress as a custom device

If Cypress performs the programming, then a custom part number is assigned. This option is generally available only for high volume applications. To request a custom Cypress programmed device, please contact your local salesperson.

Regardless of who does the programming, the process of generating JEDEC configuration is the same, and the .JED file from CyClockWizard is the same.

6 Summary

The programming of FlexO family devices is two step process. Generate configuration JEDEC file using CyClockWizard 1.0 and program device using CY3675 kit. FlexO clocks provide high performance, and the programmable FlexO devices give you additional flexibility to quickly program parts to meet specific clocking needs.

Appendix A. Available Factory Programmed FleXO Devices

The following tables list some available fixed frequency FleXO devices and the application(s) most commonly associated with the indicated frequencies.

Table 4. Fixed Frequency Crystal Oscillator Products

Part Numbers		Frequency (MHz)	Application
LVDS Output	LVPECL Output		
CY2X013FLXI100	---	100	PCI Express
---	CY2X014FLXI106	106.25	Fibre Channel 1, 2
CY2X013FLXI122	CY2X014FLXI122	122.88	Wireless (UMTS, WCDMA)
CY2X013FLXI125	CY2X014FLXI125	125	1 Gig Ethernet / PCI Express
---	CY2X014FLXI132	132.8125	Fibre Channel / Wireless
---	CY2X014FLXI153	153.6	Wireless (WCDMA, etc.)
---	CY2X014FLXI155	155.52	SONET / SDH
CY2X013FLXI156	CY2X014FLXI156	156.25	10 Gig Ethernet / XAUI
---	CY2X014FLXI159	159.375	10 Gig Fibre Channel / XAUI
---	CY2X014FLXI212	212.5	4 Gig & 8 Gig Fibre Channel
---	CY2X014FLXI311	311.04	SONET / SDH
---	CY2X014FLXI312	312.5	10 Gig Ethernet / XAUI
---	CY2X014FLXI622	622.08	SONET / SDH

Table 5. Fixed Frequency Clock Generator Products

Part Numbers		Frequency (MHz)	Application
LVDS Output	LVPECL Output		
CY2XL11ZXC	---	100	PCI Express
---	CY2XP22ZXC	62.5	1 Gig Ethernet
		125	1 Gig Ethernet / PCI Express
---	CY2XP24ZXC / ZXI	156.25	10 Gig Ethernet / XAUI
		187.5	12 Gig Ethernet
---	CY2XP31ZXI CY2XP311ZXC / ZXI	312.5	10 Gig Ethernet / XAUI
---	CY2XP41ZXC	62.5	DVD-R
		75	SATA / SAS

Appendix B. Verifying Performance

For devices such as FleXO, the term performance almost always means phase noise and jitter. All performance measurements are best made using good quality coaxial cables. When using SMA connectors, the connections should be well tightened. When making measurements on differential signals, matched cables should be used.

Figure 8. FleXO 6-pin LCC Evaluation Board





Figure 9. FleXO 8-pin TSSOP Evaluation Board



6.1 Evaluation Board

Evaluation boards are available for FleXO devices in both the 6-lead LCC and the 8-pin TSSOP packages. The SMA connectors make it easy to connect to instruments for measuring device performance. Please contact your Cypress Sales/Marketing person for availability of these boards.

6.1.1 Terminations Guidelines for Evaluation Board

6-pin LCC Evaluation Board(Figure 8)

LVDS Output:

- Fill R1, R2 with 50ohm and R5,R6 with 0 ohm
- Connect 3.3/2.5V to VDD(JP1) and GND to VSS(JP3)

6.1.2 LVPECL Output:

- Fill R1, R2 with 50ohm and R3, R5, R6 with 0 ohm
- For 3.3V supply voltage: Connect 2V to VDD(JP1), -1.3V to VSS(JP3) and GND to VSHLD(JP2)
- For 2.5V supply voltage: Connect 2V to VDD(JP1), -0.5V to VSS(JP3) and GND to VSHLD(JP2)

6.1.3 8-pin TSSOP Evaluation Board(Figure 9)

LVDS Output:

- Mount R1 and R2 resistors with 50ohm
- Connect 3.3/2.5V to VDD(JP1) and GND to VSS(JP3)

6.1.4 LVPECL Output:

- Mount R1, R2 resistors with 50ohm and R3 with 0 ohm
- For 3.3V supply voltage: Connect 2V to VDD(JP1), -1.3V to VSS(JP3) and GND to SMAGND(JP2)
- For 2.5V supply voltage: Connect 2V to VDD(JP1), -0.5V to VSS(JP3) and GND to SMAGND(JP2)

6.2 Phase Noise and Phase Jitter

The most common instrument currently in use for measuring phase noise on low jitter clocks is the Agilent E5052A/B. The E5052 has a single input. To connect differential output devices, one of the two techniques can be used.

1. Connect only one of the outputs to the instrument. The output must be properly terminated with a 50 Ω DC path. The other output must likewise be terminated with 50 Ω .
2. Combine the two outputs using a 180° power splitter. 50 Ω DC terminations are required on the device side of the power splitter.

Phase jitter is the integration of phase noise over a specific offset frequency range. The integration range can have a significant effect on the resulting phase jitter. The most common range is 12 kHz – 20 MHz, but there are many other ranges in use, and the actual range is application dependent. Be certain to specify the correct range in the E5052.

Table 6. Common Phase Jitter Integration Ranges

Application	Phase Jitter Integration Range
Fibre Channel	637 kHz – 10 MHz
SONET	12 kHz – 20 MHz
1G and 10G Ethernet	1.875 MHz – 20 MHz

For detail on additive phase jitter please refer following white paper: [Additive Phase Jitter in High Performance Clock Distribution](#)

6.3 Simulated Versus Actual Phase Noise

CyClockWizard uses a sophisticated algorithm to calculate phase noise for each configuration that it creates. It also calculates the phase jitter over the offset frequency range entered by you.

Figure 10 and Figure 11 show that the calculated phase noise compares quite well with measured phase noise.

6.4 Measuring Jitter

Conventional jitter measurements are period jitter and cycle to cycle jitter. These parameters can be measured on any modern high performance oscilloscope with the appropriate software option. It is important to adjust the input channels so that the signal fills up 90% to 100% of the display vertically, and the scope sampling rate should also be maximized. Coaxial cables are preferred over probes for critical measurements.

Figure 10. Calculated Phase Noise from CyClockWizard





Figure 11. Measured Phase Noise



Document History

Document Title: AN62914 - Programming FleXO™ Low Noise Clock Generators

Document Number: 001-62914

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2989913	KVM	07/21/10	New Application Note
*A	3249510	CXQ	05/05/11	Fixed typos, removed references to CCW 2.0 and HiLo.
*B	3555288	BASH	03/20/12	Updated title to read "Programming FleXO™ Low Noise Clock Generators". Updated Abstract. Updated FleXO Product Overview. Updated FleXO Programming Tools. Updated Programming Flow. Updated Summary. Updated Verifying Performance. Updated in new template.
*C	4472537	TAVA	08/12/14	No technical updates. Completing Sunset Review.
*D	5874297	PAWK	09/01/2017	Obsoleted the spec

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2010-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spanion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spanion, the Spanion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.