



THIS SPEC IS OBSOLETE

Spec No: 001-55658

Spec Title: CONVERTING FROM CY14B101K/STK17TA8
TO CY14B101KA - AN55658

Sunset Owner: Ravi Prakash (PSR)

Replaced by: None

Converting from CY14B101K/STK17TA8 to CY14B101KA

AN55658

Author: Ravi Prakash

Associated Part Family: CY14B101K/STK17TA8
CY14B101KA

Associated Application Notes: None

Application Note Abstract

This application note provides information on converting from CY14B101K/STK17TA8 parts to the CY14B101KA. It lists the parameter differences between the parts and the design considerations when converting existing applications from CY14B101K/STK17TA8 to CY14B101KA.

Introduction

Cypress CY14B101KA is a 3 V, 128 Kb x 8, 1 Mbit nvSRAM with RTC in 0.13 μ technology. This part is functionally equivalent to CY14B101K/STK17TA8 (0.25 μ) and is intended as a drop in replacement. (STK17TA8 is the Simtek part number for CY14B101K.) This application note highlights the differences between the CY14B101K/STK17TA8 and the CY14B101KA and the parameters of significance that must be considered while migrating.

Overview

The following tables compare the features and parameters of the two parts. As shown in Table 1, the 1 Mbit nvSRAM is available in x8 and x16 configurations.

Table 1. Part Number Description

Description	Original Part Number	Replacement Part Number
128 Kb x 8	CY14B101K/STK17TA8	CY14B101KA
64 Kb x 16	-	CY14B101MA

Feature Set

Both parts share the same overall feature set and are available in the following operation speed bins.

Table 2. Feature Set Comparison

Feature Set	CY14B101K/STK17TA8	CY14B101KA
AutoStore	Available	Available
Software STORE	Available	Available
Hardware STORE	Available	Available
AutoStore Enable/Disable	Not Available	Available
Software RECALL	Available	Available

Feature Set	CY14B101K/STK17TA8	CY14B101KA
RTC	Available	Available
Calibration	Available	Available
Watchdog Timer	Available	Available
Alarm	Available	Available
Capacitor or Battery backup for RTC	Available	Available
RTC Backup time with 1F	30 days	30 days
Speed	25 ns 35 ns 45 ns	25 ns - 45 ns
STORE Cycles	200,000	1,000,000
Data Retention	20 years at 55 °C	20 years at 85 °C

Operating Temperature Range

While CY14B101K/STK17TA8 is available in both commercial and industrial temperature ranges, CY14B101KA is offered only in the Industrial temperature range.

Table 3. Operating Temperature Range Comparison

Operating Temperature Range	CY14B101K/STK17TA8	CY14B101KA
Commercial (0 to 70 °C)	Available	Not Available
Industrial (-40 to 85 °C)	Available	Available

Packages

CY14B101KA is pin compatible with CY14B101K/STK17TA8 and is available in the same package and pin configuration, and in additional packages





Table 4. Packages Comparison

Package	CY14B101K/ STK17TA8	CY14B101KA
48-pin SSOP	Available	Available
44-pin TSOPII	Not Available	Available

Parameters

The CY14B101KA is a drop in replacement for CY14B101K/STK17TA8 and requires minimum changes in the application board. However, the differences in parameters should be considered before replacing one part with the other. Table 5 lists the differences in parameters between CY14B101K/STK17TA8 and CY14B101KA.

Table 5. Parameter Comparison


Parameter	Description	Speed	CY14B101K/ STK17TA8		CY14B101KA		Unit
			Min	Max	Min	Max	
DC Parameters							
I _{CC1}	Average V _{CC} Current	25 ns	-	70	-	70	mA
		35 ns	-	60	-	-	
		45 ns	-	55	-	52	
I _{CC2}	Average V _{CC} Current during STORE	-	-	3	-	10	mA
I _{CC3}	Average V _{CC} Current at t _{RC} = 200 ns, 3V, 25°C	-	10 (typ)		35 (typ)		
I _{CC4}	Average V _{CAP} Current during AutoStore Cycle	-	-	3	-	5	mA
I _{SB}	V _{CC} Standby Current	-	-	3	-	5	mA
V _{CAP}	Storage Capacitor	-	17 to 120 (CY14B101K)		61 to 180		uF
			17 to 57 (STK17TA8)				
AC Switching Parameters							
Read and Write cycle parameters are identical							
AutoStore/Power-Up RECALL Parameters							
t _{HRECALL}	Power-Up RECALL Duration	-	-	40	-	20	ms
t _{STORE}	STORE Cycle Duration	-	-	12.5	-	8	ms
t _{DELAY}	Time Allowed to Complete SRAM Write Cycle	-	1,000	70,000	-	25	ns
V _{HDIS}	 Output Disable Voltage	-	Not specified		-	1.9	V
t _{LZHSB}	 To Output Active Time	-	Not specified		-	5	us
t _{HHHD}	 High Active Time	-	Not specified		-	500	ns
Software Controlled STORE/RECALL Cycle Parameters							
t _{HA}	Address Hold Time	-	1		0	-	ns
t _{RECALL}	RECALL Duration	-	-	170	-	200	us
t _{SS}	Soft Sequence Processing Time	-	-	70	-	100	us
Hardware STORE Cycle Parameters							
	 LOW to STORE Busy	-	Not specified		-	25 (t _{DELAY})	ns

t_{DHSB}	HSB To Output Active Time when write latch not set	-	Not specified	-	25	ns
------------	---	---	---------------	---	----	----

Parameter	Description	T _A	CY14B101K/ STK17TA8		CY14B101KA		Unit
			Min	Max	Min	Max	
RTC							
I _{BAK}	RTC Backup Current	−40°C	-	350	-	350	nA
		+85°C			-	500	
V _{RTCCap}	RTC Capacitor Pin Voltage	−40°C	1.2	2.7	1.6	3.6	V
		+85°C			1.4	3.6	
t _{OCS}	RTC Oscillator Time to Start	-	-	10	-	2 (Note)	sec
R _{BKCHG}	RTC Backup Capacitor Charge Current-Limiting Resistor	-	Not specified		350	850	Ω

Note If $V_{RTCCap} > 0.5$ V or if no capacitor is connected to V_{RTCCap} pin, the oscillator starts in t_{OCS} time. If a backup capacitor is connected and $V_{RTCCap} < 0.5$ V, the capacitor must be allowed to charge to 0.5 V for oscillator to start.

Figure 1. RTC Recommended Component Configuration



Recommended Values


Y1 = 32.768 kHz

RF = 10M Ohm

C1 = 0 (install cap footprint, but leave unloaded)

C2 = 56 pF + 10% (do not vary from this value)

CY14B101KA



Recommended Values

Y1 = 32.768 kHz (12.5 pF)

C1 = 10 pF

C2 = 67 pF

Note: The recommended values for C1 and C2 include board trace capacitance

Table 6. RTC Register Factory Setting Comparison

Register	CY14B101K/ STK17TA8								CY14B101KA								Function/Range
	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0	
0x1FFF6	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	Interrupts
	0x00								0x08								

Critical Considerations

The impact of the differences in CY14B101KA with respect to the CY14B101K/STK17TA8 in existing applications are discussed in the following sections. Board designers are recommended to review the detailed data sheets when converting to the new part.

DC Parameters

I_{CC1} (average current at full speed) is the same in CY14B101KA and hence power supply design in applications with CY14B101K/STK17TA8 require no changes when replacing the nvSRAM with the CY14B101KA in spite of the higher values in lower speed/higher standby current. The critical parameter to consider is the V_{CAP} .

V_{CAP}

V_{CAP} is the capacitor which provides the required charge for AutoStore to complete NV store of the SRAM data during power down. The required capacitor range is different in the two parts.

Table 7. V_{CAP} Comparison

Description	CY14B101K/ STK17TA8	CY14B101KA	Unit
V_{CAP}	CY14B101K: 17 to 120 STK17TA8: 17 to 57	61 to 180	μF
Voltage Rating	6	4	V

Therefore, any existing application must consider the impact of capacitor values/dimensions while changing to the new capacitor. The capacitor voltage rating requirement is lower in the newer part since the V_{CAP} voltage is not boosted above the V_{CC} voltage as done in the older part.

Note The capacitor range is the absolute value of the capacitor, net of tolerance.

AC Switching Parameters

The AC parameters are identical between the CY14B101KA and the CY14B101K/STK17TA8 for identical speed grades. For replacing 35 ns speed parts, choose the 25 ns speed parts as replacement (because the 35 ns speed grade is not available in the CY14B101KA).

AutoStore/Power-Up RECALL Parameters

The AutoStore/Power-Up RECALL parameters are better in the CY14B101KA compared to the CY14B101K/STK17TA8 and hence can directly replace the older part. The improvements are listed in the section [Details of Improvement](#) on page 6.

Software Controlled STORE/RECALL Cycle Parameters

The Software RECALL time (t_{RECALL}) and Soft sequence processing time (t_{SS}) are higher in CY14B101KA as described in Table 8.

Table 8. Software Controlled STORE/RECALL Cycle Parameters Comparison

Description	CY14B101K/ STK17TA8	CY14B101KA
t_{RECALL}	170 μs	200 μs
t_{SS}	70 μs	100 μs

This difference may require firmware change in the application to increase the wait state when software RECALL or AutoStore Enable/Disable cycles are initiated.

Software Sequence

The CY14B101KA has been designed to be compatible with the CY14B101K/STK17TA8 in the software sequence modes. Hence, the same Software STORE and RECALL address sequences in the CY14B101K/STK17TA8 works in CY14B101KA, requiring no firmware change.

Note The AutoStore Disable feature is not available in the CY14B101K/STK17TA8. When replacing CY14B101K/STK17TA8 with CY14B101KA, leave the AutoStore in Enabled state, which is the factory default. If AutoStore is Disabled, RTC time keeping can be lost during power cycle. Refer to the data sheet for details.

Hardware STORE Cycle Parameters

The Hardware STORE parameters are much improved in the CY14B101KA. The improvements are listed in the section [Details of Improvement](#) on page 6. No changes are required in applications.

RTC

The RTC oscillator has been improved in CY14B101KA to ensure that the oscillator stability is immune to the ground currents in the substrate caused by signal undershoots. Hence, as shown in [Figure 1](#) on page 3, the Schottky diodes recommended in CY14B101K/STK17TA8 are not required in CY14B101KA applications (refer to the application note [AN49947](#), Undershoot Effect in RTC Circuit of 0.25 μ nvSRAM). The values of C1, C2, are different and RF is not required in CY14B101KA. The RTC oscillator provides excellent stability with the standard best practices usually required for RTC oscillators.

RTC Register Factory Setting

The RTC register factory setting for the Interrupt register at address location 0x1FFF6 is different in CY14B101KA as described in [Table 6](#) on page 3. The factory default in CY14B101K/STK17TA8 is 0x00 while in CY14B101KA it is 0x08. This means, in the case of CY14B101K/STK17TA8, at power-up, the INT pin is open drain, active LOW while in

CY14B101KA the INT pin is 0, active High. This is only an initial setting and user can change this to open drain (active LOW) by writing 0x00 into the RTC address 0x1FFF6 and performing a software STORE to save the setting through power cycles. Note that writing into the RTC registers require the W bit to be set to 1 first.

STORE Cycles

The NV STORE cycles endurance in the 0.13 u is improved five times compared to the older technology giving it one Million STORE cycles against 200 K STORE cycles in the older part.

Details of Improvement

Hardware STORE Related Improvements

HSB pin (Hardware STORE Busy Indication/Hardware STORE Initiation)

The $\overline{\text{HSB}}$ pin of the nvSRAM is an open drain I/O pin used to indicate or initiate a STORE operation. When a STORE operation is in progress, nvSRAM pulls the $\overline{\text{HSB}}$ pin low to indicate that the device is busy and cannot be accessed for read/write operation. During normal operation, the $\overline{\text{HSB}}$ pin can be pulled low to initiate a Hardware STORE operation.

As shown in Table 5 on page 2, several timing parameters related to the $\overline{\text{HSB}}$ pin input and output have changed from CY14B101K/STK17TA8 to CY14B101KA. All of these changes are improvements from the original part specification and should be considered as added benefits in your system while converting to the new part number.

Write Latch: When a write operation is done, a 'write latch' is set internally. When $\overline{\text{HSB}}$ is pulled low, nvSRAM checks this write latch before initiating a STORE. This is done to prevent any unnecessary loss of endurance cycles.

t_{DELAY}

If a write latch is set and the $\overline{\text{HSB}}$ pin is pulled low, CY14B101K/STK17TA8 enables 1 us to 70 us time for write operations to complete before STORE operation begins and

Data Retention

The data retention in 0.13 u part is vastly improved from the older technology part. The CY14B101KA has a data retention of 20 years at 85 °C against the CY14B101K/STK17TA8 data retention of 20 years at 55 °C. This translates to over 20 times improvement in data retention at the same temperatures.

reads and writes are inhibited. This potentially enables inadvertent data to be written to the nvSRAM during the t_{DELAY} duration.

In CY14B101KA, the t_{DELAY} parameter enables only one write cycle time for any ongoing write to complete after $\overline{\text{HSB}}$ pin is pulled low. This improvement provides better security from inadvertent write operations.

Also, if $\overline{\text{HSB}}$ pin is pulled low externally for a minimum of t_{PHSB} time on CY14B101KA, the output driver of $\overline{\text{HSB}}$ pin pulls the pin low only indicating a STORE operation within 25 ns (t_{DELAY}). This parameter for $\overline{\text{HSB}}$ low to STORE busy is not specified in the CY14B101K/STK17TA8. (See Figure 2 and Figure 3)

$\overline{\text{HSB}}$ LOW when write latch not set:

If no writes are performed since the last STORE/RECALL operation, STORE operation does not start when $\overline{\text{HSB}}$ is pulled low. However, the $\overline{\text{HSB}}$ pin is still internally pulled low for 1 us to 70 us (t_{DELAY}) time in the CY14B101K/STK17TA8 device.

CY14B101KA device does not pull the $\overline{\text{HSB}}$ pin low internally if write latch is not set. This improvement prevents the possibility of being in an infinite loop when $\overline{\text{HSB}}$ pins of two nvSRAM devices are ganged.

Figure 2. CY14B101K/STK17TA8: AC Parameters Related to $\overline{\text{HSB}}$





Figure 3. CY14B101KA: AC Parameters Related to $\overline{\text{HSB}}$ 

Power-Up Recall Related Improvements

Additional parameters are specified in CY14B101KA such as $\overline{\text{HSB}}$ Output Disable Voltage (V_{HDIS}), $\overline{\text{HSB}}$ To Output Active Time (t_{LZHSB}), and $\overline{\text{HSB}}$ High Active Time (t_{HHHD}) which helps in system design. Refer to Figure 4 and Figure 5 for the definition of the additional specs in power-up. Also, note that $\overline{\text{HSB}}$ remains low until the end of the power-up in the new part. This guards against the system inadvertently thinking the part has completed the boot up prior to real completion.

Figure 4. CY14B101K/STK17TA8: Power-Up Recall




Figure 5. CY14B101KA: Power-Up Recall

RTC Improvements

The RTC oscillator circuit has been greatly improved in CY14B101KA to make the oscillator immune to signal undershoots. This is a major improvement from the CY14B101K/STK17TA8 which required external Schottky diodes to keep the input signals free of undershoots greater than 0.5 V. The C1, C2 values are different in the CY14B101KA. The I_{BAK} current is higher in the CY14B101KA but the RTC circuit provides the same backup times with external V_{RTCcap} as in CY14B101K/STK17TA8, namely, 72 hours with $V_{RTCcap} = 0.1$ F, 14 days with 0.47 F, and 30 days with 1 F.

The RTC Oscillator Time to Start, t_{OCS} has also been improved from 10 sec in CY14B101K/STK17TA8 to 2 sec in CY14B101KA. However, note that in V_{RTCcap} applications, the V_{RTCcap} pin needs to be charged to a minimum of 0.5 V for the oscillator to start up. This is considered only for the first time the circuit is powered up and hence does not affect normal applications. In applications, the V_{RTCcap} must be allowed to charge to 2.7 V to get the desired backup time.

Summary

The application note discusses the differences between CY14B101KA in the latest 0.13 μ technology and CY14B101K/STK17TA8 in the 0.25 μ technology. The RTC oscillator circuit is greatly improved, and several parameters related to HSB and power-up have improved and been specified in the new device. This enables faster device response, greater data security, and ease of design.

CY14B101KA is pin compatible and can replace the CY14B101K/STK17TA8 device with minimal or no changes to the firmware. The storage capacitor, V_{CAP} in the existing design must be considered while replacing the part and the values of C1, C2, and RF in the RTC circuit must be changed. Also, the factory default setting for INT pin is LOW in CY14B101KA while it is open drain in the older part. This needs to be considered and, if required, changed through writing into a RTC register.

Document History

Document Title: Converting from CY14B101K/STK17TA8 to CY14B101KA – AN55658

Document Number: 001-55658

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2773089	PSR	10/01/09	New Spec.
*A	2792849	PSR	10/26/09	Corrected typo in Table 7 in t _{RECALL}
*B	3016473	PSR	08/30/10	Changed STORE cycles of CY14B101KA in Table 2 in page 1 to 1,000,000 and added a paragraph under Critical Consideration indicating the improvement. Added Table 6 for difference in RTC register factory setting Added a paragraph RTC Register Factory Setting under Critical Considerations
*C	3441285	GVCH	11/17/11	Obsolete spec

All trademarks and registered trademarks referenced herein are the property of their respective owners.

Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709
Phone: 408-943-2600
Fax: 408-943-4730
<http://www.cypress.com/>

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.