



THIS SPEC IS OBSOLETE

Spec No: 001-50741

**Spec Title: ISSUES IN GANGING HSB PINS ON
CY14B104L/CY14B104N**

Sunset Owner: Shivendra Singh (ZSK)

Replaced by: None

AN50741

Author: Gaurav Singh

Associated Project: No

Associated Part Family: CY14xxxx

Software Version: None

Associated Application Notes: [AN43380](#)

Application Note Abstract

This application note discusses potential issues that occur when ganging $\overline{\text{HSB}}$ pins of multiple CY14B104L and CY14B104N devices.

Introduction

Applications may use multiple CY14B104L and CY14B104N devices to increase memory width. In doing so, it may seem appropriate to connect the $\overline{\text{HSB}}$ (Hardware Store Busy) pins of these devices so that the MCU issues a single signal to initiate Hardware Store in all nvSRAMs. However, this ganging of $\overline{\text{HSB}}$ pins can cause them to be indefinitely held LOW due to the variations in the STORE/RECALL timing of individual nvSRAM devices. Hence, the $\overline{\text{HSB}}$ pins fail to switch HIGH after completion of the nonvolatile operation and inhibit memory Read and Write operations. For this reason, it is recommended that each $\overline{\text{HSB}}$ pin be connected to separate controller I/Os.

$\overline{\text{HSB}}$ Pin

The $\overline{\text{HSB}}$ pin of nvSRAM is an I/O pin used to signal a STORE/RECALL cycle in progress or initiate a hardware store operation. When a STORE/RECALL operation is in progress, the $\overline{\text{HSB}}$ pin is driven LOW by the device and all reads and writes are inhibited. When no STORE/RECALL operation is in progress, the $\overline{\text{HSB}}$ pin acts similar to an open drain pin pulled up by a weak internal pull up. The pin can then be driven LOW externally to initiate a conditional Hardware Store operation. If at least one write is performed since the last STORE/RECALL operation, a Hardware Store is initiated and the $\overline{\text{HSB}}$ output becomes active (LOW) for t_{STORE} duration. However, even if no Hardware Store is initiated, the $\overline{\text{HSB}}$ pin output becomes active and keeps the pin LOW for t_{DELAY} duration.

If the Hardware Store Busy feature is not used, it is recommended to leave the $\overline{\text{HSB}}$ pin open. Refer to the product data sheet for more information.

Variation in t_{STORE} Duration

The $\overline{\text{HSB}}$ pin is pulled LOW internally for t_{STORE} duration to indicate a STORE operation. However, due to process variations, the t_{STORE} parameter can vary between devices. This implies that the $\overline{\text{HSB}}$ may be pulled LOW for slightly varying times in two different devices. Due to the output behavior of $\overline{\text{HSB}}$, this may cause an issue when $\overline{\text{HSB}}$ pins of multiple devices are tied together.

To understand this issue, consider two CY14B104L devices 'A' and 'B', with the $\overline{\text{HSB}}$ pins tied together. There are two possible cases as illustrated in Figure 1 and Figure 2:

Figure 1. Store Cycles in Both nvSRAMs are Identical





Figure 2. Store Cycle in One of the nvSRAMs is Shorter



Case 1: Equal Store Cycle Duration

If the store cycles in both devices are identical (Figure 1), ganging the $\overline{\text{HSB}}$ pins together does not cause any problems. The equal t_{STORE} ensures that both $\overline{\text{HSB}}$ pins are pulled HIGH by the devices simultaneously.

Case 2: Unequal Store Cycle Duration

When store cycle durations of the two devices are not equal, they may go in an infinite loop causing the $\overline{\text{HSB}}$ line to be held LOW. In the example shown in Figure 2, the device 'B' has a shorter STORE cycle and hence releases its $\overline{\text{HSB}}$ pin before device 'A'. As the $\overline{\text{HSB}}$ line is being pulled LOW by 'A', it causes the device 'B' to see a LOW signal on its $\overline{\text{HSB}}$ pin and initiate a Hardware Store cycle. Though device 'B' does not perform a new STORE operation because no Write has happened since the last STORE, the $\overline{\text{HSB}}$ line is internally held LOW for t_{DELAY} duration. When device 'A' completes its STORE cycle, the $\overline{\text{HSB}}$ line is held LOW by

device 'B' and may trigger another Hardware STORE cycle in 'A'. This sequence can repeat indefinitely and causes the devices to go in a loop with the $\overline{\text{HSB}}$ pin held LOW infinitely. This inhibits all normal Read or Write operations.

This example shows only two devices, but the same phenomenon is valid even for more than two nvSRAM devices with ganged $\overline{\text{HSB}}$ pin. This issue hampers the normal operation of nvSRAM and therefore, ganging of $\overline{\text{HSB}}$ must be avoided.

Summary

Ganging $\overline{\text{HSB}}$ pins when using multiple CY14B104L and CY14B104N devices on the same board is not recommended. However, the future die revisions of this device will allow this option. If you wish to use 4 Mbit nvSRAMs with ganged $\overline{\text{HSB}}$ pins, design your boards for the devices - CY14B104LA and CY14B104NA.

Document History

Document Title: Issues in Ganging HSB Pins on CY14B104L/CY14B104N

Document Number: 001-50741

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2624476	GSIN	12/18/08	New application note
*A	3249443	GVCH	05/05/11	Obsolete spec: Product pruned

All trademarks or registered trademarks referenced herein are the property of their respective owners.

Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709
Phone: 408-943-2600
Fax: 408-943-4730
<http://www.cypress.com/>

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.