

Requirements for Input Clock to West Bridge® Devices

Author: Sonia Gandhi

Associated Project: No

Associated Part Family: CYWB012AB, CYWB022AB, CY7C68003

Software Version: NA

Related Application Notes: None

To get the latest version of this application note, or the associated project file, please visit <http://www.cypress.com/go/AN49081>.

AN49081 addresses the requirements for the input clock to West Bridge® devices that includes Antioch™, Astoria™, and TX3LP18. The conversion of phase noise specifications into equivalent RMS jitter is also discussed.

Introduction

This document addresses the input clock requirements for three devices in the West Bridge® family of products: Antioch, Astoria, and TX3LP18. The computation of equivalent RMS jitter from phase noise characteristics is also discussed.

The West Bridge® Antioch™ and Astoria™ devices are peripheral controllers that support High-Speed USB and mass storage access. These controllers provide access from both a processor interface and a High-Speed USB interface to peripherals that include SD, MMC/MMC+, CE-ATA, SDIO, and NAND.

The MoBL-USB™ TX3LP18 is a low voltage High-Speed USB 2.0 ULPI Transceiver.

The three devices have the same requirements for the input clock, which are discussed in this application note.

Input Clock Requirements

The three West Bridge devices each support a subset (four) of the following input frequencies: 13 MHz, 19.2 MHz, 24 MHz, 26 MHz, 38.4 MHz, and 48 MHz.

The critical requirements for the input clock to these West Bridge devices are:

- Phase noise requirements
- Maximum frequency deviation
- Maximum rise and fall time
- Square wave signal

Table 1 lists the specifications for these requirements.

Table 1. Input Clock Specifications for West Bridge Devices

Parameter	Description	Specification		Unit
		Min	Max	
Phase noise	100 Hz Offset	-	-75	dBc/Hz
	1 kHz Offset	-	-104	dBc/Hz
	10 kHz Offset	-	-120	dBc/Hz
	100 kHz Offset	-	-128	dBc/Hz
	1 MHz Offset	-	-130	dBc/Hz
Maximum frequency deviation		-	150	ppm
Duty cycle		30	70	%
Overshoot		-	3	%
Undershoot		-	-3	%
Rise time		-	3	ns
Fall time		-	3	ns


An input clock supplied to a West Bridge device must meet the requirements specified in Table 1.

Some clock manufacturers specify RMS jitter rather than phase noise characteristics. Phase noise characteristics may be directly converted into the equivalent RMS jitter. This is explained in the next section.

Computation of RMS Jitter from Phase Noise

The phase noise specifications in Table 1 are precise measurements for the input clock quality. The equivalent RMS jitter requirement can be derived from the phase noise specifications. The input noise specifications listed in Table 1 are converted into a graph in Figure 1.

Figure 1. Phase Noise Requirements for Input Clock to West Bridge Devices



The RMS jitter that can be tolerated is a function of the area under the curve that is shown in Figure 1.

$$RMSJ_{per} \div_{f_1 \text{ to } f_2} = \frac{1}{2\pi f_c} \sqrt{2 \int_{f_1}^{f_2} 10^{\frac{L(f)}{10}} df} \quad \text{Equation 1}$$

In Equation 1:

$L(f)$ = Phase Noise Spectrum

J_{per} = Period Jitter

f_1 - f_2 is the frequency band of interest.

Since the frequency axis of the phase noise spectrum shown in Figure 1 is in log scale, the RMS period jitter is approximated as a piecewise linear function of $L(f)$ that is summed up from a provided curve as shown in the same figure.

The RMS jitter is derived from the following equations:

$$RMSJ_{per} = \frac{1}{2\pi f_c} \sqrt{2 \sum_{i=1}^{K-1} 10^{\frac{b_i}{10}} f_i^{-\frac{a_i}{10}} \int_{f_i}^{f_{i+1}} f^{\frac{a_i}{10}} df} \quad \text{Equation 2}$$

or

$$RMSJ_{per} = \frac{1}{2\pi f_c} \sqrt{2 \sum_{i=1}^{K-1} 10^{\frac{b_i}{10}} f_i^{-\frac{a_i}{10}} \left[\frac{a_i}{10} + 1 \right] \left[\frac{a_i}{f_{i+1}^{10}} - \frac{a_i}{f_i^{10}} \right]} \quad \text{Equation 3}$$

In Equation 2 and Equation 3:

$$a_i = (L(f_{i+1}) - L(f_i)) / (\log(f_{i+1}) - \log(f_i)) \quad \text{Equation 4}$$

$$b_i = L(f_i) \quad \text{Equation 5}$$

In these equations, $L(f_i)$ is the value of the phase noise spectrum at any frequency, and f_i . a_i is the slope of the phase noise spectrum between frequencies f_i and f_{i+1} . From Equation 1 to Equation 5, RMS jitter is calculated from the phase noise spectrum plot.

RMS Jitter Requirements

The internal PLL of the West Bridge devices is sensitive to phase noise over the frequency range of 100 Hz to 5 MHz. By integrating the piecewise linear form of the input phase noise characteristics over the frequency range of 100 Hz to 5 MHz, the equivalent RMS jitter requirements are obtained. The RMS jitter requirement for the different input frequencies is calculated and listed in Table 2.

Table 2. Maximum RMS Jitter for Valid Input Frequencies

Number	Input Freq (MHz)	Maximum RMS Jitter (ps)
1	13	25.81
2	19.2	17.47
3	24	13.98
4	26	12.90
5	38.4	8.74
6	48	6.99

Summary

This application note addresses the requirements of the input clock to West Bridge devices Antioch, Astoria, and TX3LP18. The conversion from phase noise to equivalent RMS jitter is also discussed. This conversion is applied to the input phase noise specification. The equivalent RMS jitter numbers are derived for all input clock frequencies.

Document History

Document Title: Requirements for Input Clock to West Bridge® Devices - AN49081

Document Number: 001-49081

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2571675	OSG / AESA	09/27/2008	New application note.
*A	3412955	HBM	10/18/2011	Updated to new template. Completing Sunset Review.
*B	4556107	PRVE	10/30/2014	Updated to new template. Completing Sunset Review.
*C	5839085	AESATP12	07/31/2017	Updated logo and copyright.

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.