



Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



THIS SPEC IS OBSOLETE

Spec No: 001-48303

Spec Title: CAPSENSE(R) EXPRESS(TM) - MIGRATING
FROM FIRMWARE REV 0X15 TO REV 0X1B -
AN48303

Replaced by: None

CapSense® Express™ – Migrating from Firmware Rev 0x15 to Rev 0x1B

Author: Daniele Radaelli

Associated Project: No

Associated Part Family: CY8C201xx

Software Version: PSoC Designer™ 5.0 SP6

Related Documents: For a complete list of the documents, [click here](#).

AN48303 discusses the compatibility issues that you should consider before migrating from CapSense® Express™ firmware revision 0x15 to 0x1B.

1 Introduction

CapSense® Express™ supports up to 10 I/Os that can be configured as capacitive sensing inputs or digital GPIOs. These configurable I/Os are used for operations, such as interrupt, wakeup line, and PWM output.

Firmware Rev 0x1B provides an enhanced performance and introduces several features, which need particular attention when migrating from an existing project that uses Rev 0x15.

In this document, CapSense Express Firmware enhancements are not explained in detail. Instead, this document deals with the effects of the enhancements on the register and device accessibility.

Note Previously developed host communication schemes used with firmware revision 0x15 may be affected by this enhancement.

Before you migrate to Rev 0x1B, consider:

- Host controller firmware code
- Use of CapSense Express configuration files generated with PSoC Express™ 3.0


2 Enhancements

CapSense Express Firmware revision 0x1B includes these enhancements:

- CapSense signal filtering (averaging)
- PWM output for LED dimming control (CY8C20110)
- Significant reduction of I²C ACK time in Normal operating mode (worst case is less than 140 μs).
- I²C bus is not stalled during the execution of flash write commands. The bus is released within 100 μs.

3 Migration Process Overview

Figure 1. Flowchart of the Migration Process



4 Register Map and Access in Setup and Normal Modes

One of the measures implemented to optimize the I²C ACK response time is to differentiate between Setup operating mode and Normal operating mode. This is done so that the registers in Normal operating mode that require long processing time cannot be written. This optimization leads to short “optimized” ACK times in Normal operating mode, and longer ACK times in Setup operating mode.

In CapSense Express firmware revision 0x1B, some registers, previously available for W/R access in Normal operating mode, are now Read Only. Register access in Setup operating mode is always W/R for all writeable registers.

Table 1 lists the CapSense Express register map summary with the access type. The new Read Only registers in Normal operating mode are highlighted in gray and the text is marked bold. For the entire register map, see the [CY8C201XX Register Reference Guide](#).

Table 1. Register Map Summary with Access Type

Address	Register	Setup Access	Normal Access
00/01h	Input	Read	Read
02/03h	Latched Status	Read	Read
04/05h	Output	Write	Write
06/07h	CapSense Input	Write/Read	Read
08/09h	Enabled GPIO	Write/Read	Read
0A/0Bh	Inversion	Write/Read	Write/Read
0C/0Dh	Interrupt Mask	Write/Read	Read
0E/0Fh	Status Hold Mask	Write/Read	Write/Read
10-13h	Drive Modes	Write/Read	Read
14-17h	Drive Modes	Write/Read	Read
18/19h	PWM enable	Write/Read	Write/Read
1Ah	PWM configuration	Write/Read	Write/Read
1Bh	PWM delay	Write/Read	Write/Read
1C-34h	GP00-04 - Operation Settings	Write/Read	Write/Read
35-4 Dh	GP10-14 - Operation Settings	Write/Read	Write/Read
4Eh	Noise Threshold	Write/Read	Write/Read
4Fh	Baseline Update Th	Write/Read	Write/Read
50h	Settling Time	Write/Read	Read
51h	Ext C, Sns Rst, Clk Sel	Write/Read	Read
52h	Hysteresis	Write/Read	Write/Read
53h	Debounce	Write/Read	Write/Read
54h	Negative Noise Th	Write/Read	Write/Read
55h	Low Baseline Reset	Write/Read	Write/Read
56h	Filtering	Write/Read	Write/Read
57-60h	GPXX - Scan Position	Write/Read	Read
61-6Ah	GPXX - Finger Th	Write/Read	Write/Read

Address	Register	Setup Access	Normal Access
6B-74h	GPXX – IDAC setting	Write/Read	Write/Read
75h	Slider Configuration	Write/Read	Write/Read
76h	Reserved	Reserved	Reserved
77h	Slider Resolution MSB	Write/Read	Write/Read
78h	Slider Resolution LSB	Write/Read	Write/Read
79h	I2C Dev Lock	Write/Read	Write/Read
7A/7 Bh	Device ID / Status	Read	Read
7Ch	I2C address, I2CDM	Write/Read	Write/Read
7Dh	Reserved	Reserved	Reserved
7 Eh	Sleep Control Pin	Write/Read	Read
7 Fh	Sleep Control	Write/Read	Write/Read
80h	Stay-Awake Counter	Write/Read	Write/Read
81h	Button Select	Write/Read	Write/Read
82h	Baseline	Read	Read
84h	Sensor Difference	Read	Read
86h	Result	Read	Read
88h	Sensor On Mask	Read	Read
8 Ah	Centroid position	Read	Read
8 Ch	Centroid Peak	Read	Read
A0h	Command Register	Write	Write

For more information on I²C ACK response times in Normal and Setup operating modes, see the application note [AN44208 - CapSense® Express™ I²C Communication Timing Analysis](#).

4.1 Host Controller Firmware Considerations for Register Access Changes

Changes to the registers' access type in "Normal operating mode" affect the existing host controller firmware code, only if the modified registers are accessed for write.

To ensure successful writing to the modified registers, first setup CapSense Express to Setup operational mode. The host controller can use the following API described in [AN44207](#):

```
CE_EnterCommandCode (SETUP_OPERATION_MODE)
```

After the relevant registers are modified, set back CapSense Express to Normal operating mode using the following API:


```
CE_EnterCommandCode (NORMAL_OPERATION_MODE)
```

Note that the registers with Read Only access in Normal mode are limited to only configuration registers. These registers are usually accessed only during initial configuration and debug.

The acknowledgment time in Setup operating mode can be maintained to match the time taken in Normal operating mode. To achieve this, first stop the CapSense scanning before switching to Setup operating mode. Then, restart CapSense scanning after moving to Normal operating mode.

[Figure 2](#) shows an example of a flow used to change registers (that are Read Only in Normal mode) in Setup operating mode, with close to optimal ACK response time.

Figure 2. Changing Registers in Setup Operating Mode



5 Command Execution

Commands are executed in CapSense Express by writing the command code to register 0xA0.

In CapSense Express firmware release 0x15, the I²C bus is stalled until the execution of the command is completed. This results in very long ACK times (approximately, 100 ms).

In the implementation with firmware release 0x1B, the I²C bus is released within 100 μs (in Normal mode). After the bus is released (ACK is sent), the CapSense Express device cannot be accessed for the time needed to execute the command. The device appears as nonexistent to the host device (disconnected from the I²C bus). The time during which the device cannot be accessed is called “blackout” time. Table 2 lists the typical blackout time for the various commands.

Table 2. Register Map Summary with Access Type

Cmd	Description	Mode	Blackout after ACK
00h	Get FW rev.	Setup/Normal	0 s
01h	Store current config to flash	Setup/Normal	120 ms
02h	Restore factory config	Setup/Normal	120 ms
03h	Write POR defaults	Setup/Normal	120 ms
04h	Read POR defaults	Setup/Normal	5 ms
05h	Read current config	Setup/Normal	5 ms
06h	Reconfig device (POR)	Setup	5 ms

Cmd	Description	Mode	Blackout after ACK
07h	Normal mode	Setup/Normal	0 s
08h	Setup mode	Setup/Normal	0 s
09h	Start CapSense scan	Setup/Normal	10 ms
0Ah	Stop CapSense scan	Setup/Normal	5 ms
0Bh	Get CapSense scan status	Setup/Normal	0 s

Note: POR = Power-on reset.

5.1 Host Controller Firmware Considerations for Commands Execution

When sending a command to CapSense Express, the host controller receives an ACK within 100 μ s. This enables communication to other devices on the same I²C bus.

However, CapSense Express cannot be accessed during the blackout time, as listed in Table 2.

As a result, the Host controller either waits for a fixed time before reaccessing CapSense Express, or periodically polls CapSense Express until a response is received. After a response is received (for example, an ACK after sending the CapSense Express device address), the host knows that CapSense Express has executed the command and is ready for a new I²C transaction.

6 Filtering and PWM Output Functionalities

The additional features implemented in CapSense Express firmware revision 0x1B do not affect any other functionality already existing in firmware revision 0x15.

However, there is one exception; you must disable a filtering mode in case of an application in which the host continuously communicates with CapSense Express.

If an I²C transaction with CapSense Express is concurrent for any amount of time with a capacitance scan, the sensing engine by default discards the acquired sample. As a result, the noise introduced by the I²C communication does not affect the sensor status (ON or OFF) decision process.

In case of a continuous host communication with CapSense Express, there is a risk that a very high percentage of the acquired sensors' samples are discarded if this filter is enabled. This could result in a perceived slow response of CapSense Express to finger touch events.

To disable this type of filter ("I²C Drop The Sample" or DTS), clear the appropriate bit in CapSense Express register 0x56 (filtering configuration).

If this filter is disabled, enable the averaging filter, so that the noise can still be controlled, and the sensor status decision process robustness is not affected.

7 Using CapSense Express Configuration Files

PSoC Express 3.0 does not support CapSense Express firmware revision 0x1B. However, flash configuration files generated for firmware revision 0x15 can be used without any change to configure 0x1B parts.

Since firmware revision 0x15 does not support PWM output and filtering, the registers in the configuration files for 0x15 are set to 0x00. To take advantage of the new features:

- Change the configuration files manually
- Create new configuration files using PSoC Designer 5 with Service Pack 6.

With the first option, after customization of the configuration files, the Cypress CY3240-I2USB bridge and Bridge Control Panel software are used to load the configuration onto CapSense Express.

With the second option, no further custom step is required because both CapSense Express firmware revisions 0x1B and 0x15 are fully supported.

Note that PSoC Designer 5 contains all the familiar PSoC Express 3.0 functionality embedded within the System-Level editor. All CapSense Express designs are created and edited as system level projects.

See and download [PSoC Designer 5 Service Pack 6](#).

7.1 Customizing Configuration Files created for Firmware Revision 0x15

This section describes customizing the configuration files. This process is needed only to enable PWM output and filtering features, which are available in firmware revision 0x1B. The configuration files generated with PSoC Express 3.0 for firmware revision 0x15 is used in this process. PSoC Express is no longer supported. You need to migrate to at least PSoC Designer 5.0 SP6.

For each CapSense Express project, two configuration files are generated by the software tool:

- `project_name_config_through_regs.iic`
- `project_name_config_through_flash.iic`

These files contain the I²C data streams and command sequences to configure CapSense Express. Use either of these options to configure the part. The first file is a 'verbose' mode, and the second file is a 'single command' mode.

7.1.1 Verbose Mode: Customizing `project_name_config_through_regs.iic`

This configuration file is typically in the following form (line numbers are added for reference):

```

line 1: w 00 79 3C A5 69
line 2: w 00 7C 80
line 3: w 00 79 96 5A C3
line 4: w 00 A0 08
line 5: w 00 08 00 00
line 6: w 00 06 04 18 1B 07 0B 07 00 00 1F 1F 00 0B 00 10 00 07 00 00
line 7: w 00 04 10 00
line 8: w 00 1C E8 04 00 10 18 E1 04 10 10 00 00 00 00 00 00 E8 00 10 14 08 00 00 00 00
00 E1 00 18 10 00 E1 04 08 10 00 E8 00 08 14 10 00 00 00 00 00 00 00 00 00
line 9: w 00 4E 28 64 A0 40 0A 03 14 14 00
line 10: w 00 57 00 00 00 00 00 00 00 00 00 00 00 00 00 64 00 00 00 00 00 64 64 00 00 09 00
00 00 00 00 0B 0A
line 11: w 00 7E 00 20 00
line 12: w 00 A0 01
line 13: w 00 A0 06
  
```

The 'w' in each line indicates an I²C write operation. The '00' after the 'w' is the CapSense Express I²C device address. The hex value following '00' is the CapSense Express register address for the write operation, and the subsequent hex values are the data. A brief explanation of the lines follows:

```

line 1: Unlock I2C address register
line 2: Set I2C address to 0x00 and I2C pin drive mode to 'Open Drain'
line 3: Lock I2C address register
line 4: Enter Setup operating mode
line 5: Start by disabling all GPIOs
line 6: Enable CapSense pins, GPIO, set inversion, drive modes,...
line 7: Set outputs
line 8: Configure logic operations
line 9: Set global CapSense parameters
line 10: Set sensors parameters
line 11: Sleep configuration
line 12: Store current configuration to flash
line 13: Reset the part
  
```

For parts with support for slider, an extra line is present to configure the slider.

To add configuration commands for PWM output and filtering, add two lines before line 11 (sleep configuration):

```
w 00 18 WW XX YY ZZ
```


Document History

Document Title: CapSense® Express™ – Migrating from Firmware Rev 0x15 to Rev 0x1B - AN48303

Document Number: 001-48303

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2567814	DHR/AESA	09/18/2008	New Application Note
*A	3403354	SLAN	10/14/2011	Updated software version from “PSoC Designer 5.0 SP1” to “PSoC Designer 5.0 SP6” and its reference throughout the document. Updated links and Reference section. Updated template.
*B	3804223	SLAN	11/06/2012	Updated links and Reference section. Updated template.
*C	4622032	SSHH	01/13/2015	Updated to reference “CY3240-I2USB Bridge” replacing the previous reference.
*D	5000815	PRIA	11/09/2015	Updated template. Updated reference documentation links. Removed reference to obsolete application notes.
*E	5092581	PRIA	01/19/2016	Obsoleting the Application Note

10 Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/usb
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/go/support

PSoC is a registered trademark of Cypress Semiconductor Corp. "Programmable System-on-Chip," and PSoC Designer, are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor Phone : 408-943-2600
198 Champion Court Fax : 408-943-4730
San Jose, CA 95134-1709 Website : www.cypress.com

© Cypress Semiconductor Corporation, 2008-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.