

About this document

Scope and purpose

The application note describes the data transaction sequence using a secure digital high capacity (SDHC) host controller as part of the XMC7000 family MCU.

Associated part family

XMC7000 family of XMC[™] industrial microcontrollers.



Table of contents

Table of contents

Abou	ıt this document	1
Table	e of contents	2
1	Introduction	3
2	Data transaction sequence	4
2.1	Data transaction sequence without DMA	
2.2	Data transaction sequence with single operation DMA (SDMA)	
2.3	Data transaction sequence with advanced DMA (ADMA)	
3	Abort transaction sequence	10
3.1	Abort command sequence	10
3.2	Asynchronous abort sequence	
3.3	Synchronous abort sequence	12
3.4	Reset command	12
Abbr	eviations	13
Refer	rences	14
	sion history	

2



Introduction

Introduction 1

This application note describes the data and aborts transaction sequences using an SDHC host controller for Infineon XMC7000 family MCUs. The SDHC host controller allows interfacing embedded multimedia card (eMMC) based memory devices, secure digital (SD) cards, and secure digital input-output (SDIO) cards. This application note also describes the transaction sequences with and without direct memory access (DMA) functionality. The initialization sequence is described as part of the SDHC host controller chapter of the architecture reference manual.

To understand more about the functionality described and the terminologies used in this application note, see the SDHC host controller chapter of the architecture reference manual.



Data transaction sequence

Data transaction sequence 2

Depending on whether DMA is used or not, there are two execution methods.

- The sequence without using DMA transfer is shown in Figure 1
- The sequence with the DMA is shown in Figure 2 and Figure 3

In addition, the sequences of transfers are classified into the following types according to the number of blocks specified:

- Single-block transfer
 - The number of blocks is specified to the host controller before the transfer and is always one.
- Multi-block transfer
 - The number of blocks is specified to the host controller before the transfer and shall be one or more.
- Infinite block transfer
 - The number of blocks is not specified to the host controller before the transfer. This transfer is continued until an abort transaction is performed. This abort transaction is performed by CMD12 in the case of an SD memory card and eMMC and by CMD52 in the case of an SDIO card.



Data transaction sequence

Data transaction sequence without DMA 2.1

Figure 1 shows the data transaction sequence without DMA.




Figure 1 **Data transaction sequence without DMA**



Data transaction sequence

- (1) Configure the following entities:
 - a) Block size register (SDHC CORE BLOCKSIZE R) to the required length of a block.
 - b) Block count register (SDHC CORE BLOCKCOUNT R) to the required data block count.
 - c) Argument register (SDHC CORE ARGUMENT R) to the command argument that is specified in bits 39 to 8 of the command format.
 - d) Transfer mode register (SDHC CORE XFER MODE R). The host driver determines the multi/single block select, block count enable, data transfer direction, Auto CMD12 enable, and DMA enable. If the response check is enabled (RESP ERR CHK ENABLE = '1'), set the response interrupt disable (RES INT DISABLE) to '1' and select the response type (RESP TYPE) R1 (0: Memory) or R5 (1: SDIO).
- (2) Set the command to be executed into the command register (SDHC CORE CMD R).
- (3) If response check is enabled, go to step 6; else, wait for the command to complete interrupt.
- (4) Write '1' to clear the command complete bit (SDHC CORE NORMAL INT STAT R.CMD COMPLETE) of the normal interrupt status register.
- (5) Read the response register (SDHC CORE RESPXX R) to get the necessary response to the command issued.
- (6) If writing to a card, go to step 7. If reading from a card, go to step 11.
- (7) Wait for the buffer write ready interrupt.
- (8) Write '1' to clear the buffer write ready bit (SDHC CORE NORMAL INT STAT R.BUF WR READY) of the normal interrupt status register.
- (9) Write the block data (according to the number of bytes specified in step 1) to the buffer data port register (SDHC CORE BUF DATA R).
- (10) Repeat step 7 to 9 until all blocks are sent, and then go to step 15.
- (11) Wait for the buffer read ready interrupt.
- (12) Write '1' to clear the buffer read ready bit (SDHC CORE NORMAL INT STAT R.BUF RD READY) of the normal interrupt status register.
- (13) Read the block data (according to the number of bytes specified in step 1) from the buffer data port register (SDHC CORE BUF DATA R).
- (14) Repeat step 11 to 13 until all blocks are received, and then go to step 15.
- (15) If this sequence is for the single- or multi-block transfer, go to step 16. In the case of the infinite block transfer, go to step 18.
- (16) Wait for the transfer complete interrupt.
- (17) Write '1' to clear the transfer complete bit (SDHC CORE NORMAL INT STAT R.XFER COMPLETE) of the normal interrupt status register.
- (18) Perform the sequence for abort transaction in accordance with the Abort transaction sequence.



Data transaction sequence

Data transaction sequence with single operation DMA (SDMA) 2.2

Figure 2 shows the data transaction sequence with SDMA.




Figure 2 **Data transaction sequence with SDMA**

- (1) Set the data location of the system memory to the SDMA system address register (SDHC CORE SDMASA R) if the host version 4 enable (SDHC CORE HOST CTRL2 R.HOST VER4 ENABLE) = '0' or set to the ADMA system address register (SDHC CORE ADMA SA LOW R) if the host version 4 enable (SDHC CORE HOST CTRL2 R.HOST VER4 ENABLE) = '1'.
- (2) Configure the following entities:
 - a) Block size register (SDHC CORE BLOCKSIZE R) to the required length of a block.
 - b) Block count register to the required data block count. If SDHC CORE HOST CTRL2 R.HOST VER4 ENABLE = '0' or the 16-bit block count register (SDHC CORE BLOCKCOUNT R) is set to non-zero, the 16-bit block count register is selected. If SDHC CORE HOST CTRL2 R.HOST VER4 ENABLE = '1' and the 16-bit block count register is set to 0x0000, the 32-bit block count register (SDHC CORE SDMASA R) is selected.
 - c) Argument register (SDHC CORE ARGUMENT R) to the command argument that is specified in bits 39 to 8 of the command format.
 - d) Transfer mode register (SDHC CORE XFER MODE R). The host driver determines the multi/single block select, block count enable, data transfer direction, Auto CMD12 enable, and DMA enable. If response check is enabled (RESP ERR CHK ENABLE = '1'), set the response interrupt disable (RES INT DISABLE) to '1' and select the response type (RESP TYPE) R1 (0: Memory) or R5 (1: SDIO).
- (3) Set the command to be executed into the command register (SDHC CORE CMD R).



Data transaction sequence

- (4) If response check is enabled, go to step 7; else, wait for the command complete interrupt.
- (5) Write '1' to clear the command complete bit (SDHC CORE NORMAL INT STAT R.CMD COMPLETE) of the normal interrupt status register.
- (6) Read the response register (SDHC CORE RESPXX R) to get the necessary response to the command issued.
- (7) Wait for the data transfer complete interrupt (SDHC CORE NORMAL INT STAT R.XFER COMPLETE) and DMA interrupt (SDHC CORE NORMAL INT STAT R.DMA INTERRUPT).
- (8) If the data transfer complete bit (SDHC CORE NORMAL INT STAT R.XFER COMPLETE) is set to '1', go to step 11; else, if the DMA interrupt bit (SDHC CORE NORMAL INT STAT R.DMA INTERRUPT) is set to '1', go to step 9. The data transfer complete interrupt has a higher priority than the DMA interrupt.
- (9) Write '1' to clear the DMA interrupt bit (SDHC CORE NORMAL INT STAT R.DMA INTERUPT) in the normal interrupt status register.
- (10) Update the system address register (SDHC CORE SDMASA R or SDHC CORE ADMA SA LOW R) and go to step 7.
- (11) Write '1' to clear the data transfer complete interrupt bit (XFER_COMPLETE) and the DMA interrupt bit (DMA INTERUPT) of the normal interrupt status register (SDHC CORE NORMAL INT STAT R).

2.3 Data transaction sequence with advanced DMA (ADMA)

Figure 3 shows the data transaction sequence with ADMA.




Figure 3 **Data transaction sequence with ADMA**



Data transaction sequence

- (1) Create the descriptor table for ADMA in the system memory.
- (2) Set the descriptor address for ADMA in the ADMA system address register (SDHC CORE ADMA SA LOW R).
- (3) Configure the following entities:
 - a) Block size register (SDHC CORE BLOCKSIZE R) to the required length of a block.
 - b) Block count register to the required data block count. If SDHC CORE HOST CTRL2 R.HOST VER4 ENABLE = '0' or the 16-bit block count register (SDHC CORE BLOCKCOUNT R) is set to non-zero, the 16-bit block count register is selected. If SDHC CORE HOST CTRL2 R.HOST VER4 ENABLE = '1' and the 16-bit block count register is set to 0x0000, the 32-bit block count register (SDHC CORE SDMASA R) is selected.
 - c) Argument register (SDHC CORE ARGUMENT R) to the command argument that is specified in bits 39 to 8 of the command format.
 - d) Transfer mode register (SDHC CORE XFER MODE R). The host driver determines the multi/single block select, block count enable, data transfer direction, Auto CMD12 enable, and DMA enable. If the response check is enabled (RESP ERR CHK ENABLE = '1'), set the response interrupt disable (RES INT DISABLE) to '1' and select the response type (RESP TYPE) R1 (0: Memory) or R5 (1: SDIO).
- (4) Set the command to be executed into the command register (SDHC CORE CMD R).
- (5) If the response check is enabled, go to step 8; else, wait for the command complete interrupt.
- (6) Write '1' to clear the command complete interrupt bit (SDHC CORE NORMAL INT STAT R.CMD COMPLETE) of the normal interrupt status register.
- (7) Read the response register (SDHC CORE RESPXX R) to get the necessary response to the issued command.
- (8) Wait for the transfer complete interrupt and ADMA error interrupt.
- (9) If the transfer complete bit is set to '1' (SDHC CORE NORMAL INT STAT_R.XFER_COMPLETE), go to step 10; or else if the ADMA error interrupt bit is set to '1' (SDHC CORE ERROR INT STAT R.ADMA ERR), go to step 11.
- (10) Write '1' to clear the transfer complete interrupt status bit (SDHC_CORE_NORMAL_INT_STAT_R.XFER COMPLETE) of the normal interrupt status register.
- (11) Write '1' to clear the ADMA error interrupt status bit (SDHC CORE ERROR INT STAT R.ADMA ERR) of the error interrupt status register.
- (12) Abort the ADMA operation. SD card operation should be stopped by issuing the abort command. The host driver can check the ADMA error status register (SDHC CORE ADMA ERR STAT R) to analyze the generated ADMA error.



Abort transaction sequence

3 Abort transaction sequence

An abort transaction is performed by issuing CMD12 for an SD card and CMD52 for SDIO. There are two conditions under which the host driver needs to perform an abort transaction. The first condition is when the host driver wants to stop infinite block transfers, and the second one is when the host driver wants to stop the transfers while multiple block transfers are in progress.

There are two methods to issue an abort command: asynchronous and synchronous. In an asynchronous abort sequence, the host driver can issue an abort command at any time unless 'command inhibit' in the present state register is set to '1' (SDHC_CORE_PSTATE_REG.CMD_INHIBIT). In a synchronous sequence, the host driver will issue an abort command after the data transfer is stopped by setting the stop transaction at the block gap request bit (SDHC_CORE_BGAP_CTRL_R.STOP_BG_REQ) of the block gap control register to '1'.

3.1 Abort command sequence

Figure 4 shows the abort command sequence.




Figure 4 Abort command sequence

- (1) Check whether the connected device is an SD card or SDIO. Steps 2 to 4 for card abort and steps 5 to 6 for I/O abort.
- (2) Issue CMD12 for the card abort. If the card is already in transfer state, CMD12 is not accepted; the host driver needs to check the card state in step 3.
- (3) Issue CMD13 to check the card state after completion of CMD12.
- (4) Check the response, and if the card is in transfer state, abort succeeds. Otherwise, abort fails.
- (5) Issue CMD52 I/O abort with RAW (read after write).
- (6) Check the response. If the SDIO card is in a command state, abort succeeds. Otherwise, abort fails.



Abort transaction sequence

3.2 Asynchronous abort sequence

Figure 5 shows the asynchronous abort sequence.




Figure 5 Asynchronous abort sequence

The points highlighted in Figure 5 are described as follows:

- (1) Issue an abort command.
- (2) To discard the data in the host controller buffer, set the software reset for the DAT line (SW_RST_DAT) to '1' in the software reset register (SDHC_CORE_SW_RST_R). If the abort command of step 1 is completed successfully, the command circuit that is reset by the software reset for the CMD line (SW_RST_CMD) in the software reset register (SDHC_CORE_SW_RST_R) is not needed.
- (3) Wait for the completion of all software resets executed in step 2, which happens when the bits which are set to '1' in step 2 are cleared to '0'.



Abort transaction sequence

3.3 Synchronous abort sequence

Figure 6 shows the synchronous abort sequence.




Figure 6 Synchronous abort sequence

The points highlighted in the above flowchart are described as follows:

- (1) Set the stop transaction at the block gap request bit (SDHC CORE BGAP CTRL R.STOP BG REQ) of the block gap control register to '1' to stop SD transactions.
- (2) Wait for the transfer complete interrupt.
- (3) Write '1' to clear the transfer complete bit (SDHC CORE NORMAL INT STAT R.XFER COMPLETE) of the normal interrupt status register.
- (4) Issue the abort command. If the SD clock has been stopped to halt the read operation, the host controller provides the SD clock to be able to issue the abort command, but the data circuits, including DMA, are still stopped.
- (5) To discard the data in the host controller buffer, set the software reset for the DAT line (SW RST DAT) to '1' in the software reset register (SDHC CORE SW RST R). If the abort command of step 4 is completed successfully, the command circuit that is reset by the software reset for the CMD line (SW RST CMD) in the software reset register (SDHC CORE SW RST R) is not needed.
- (6) Wait for the completion of all software resets executed in step 5 until the bits which have been set to '1' in step 5 are cleared to '0'.

3.4 Reset command

The host driver should use a reset command (CMD0) when communication between host and card is not recovered through the abort transaction. Before issuing a reset command, execute the software reset for the DAT line and the software reset for the CMD line to reset the command and data circuits of the host controller.



Abbreviations

Abbreviations

Abbreviation	Description
ADMA	Advanced DMA
Auto CMD12	Host controller function to issue CMD12 automatically to abort multiple-block transfer operation
Block	Number of bytes, the basic data transfer unit
Block Gap	The period between blocks of data
CMD	Command
CMD12	Command to abort multiple-block/infinite-block transfer operation
DAT	Data bus
eMMC	embedded multi-media card
SD	Secure digital
SDHC	Secure digital high capacity
SDIO	Secure digital input output
SDMA	Single operation DMA



References

References

Contact Technical Support to obtain XMC7000 family reference documents.

[1] Device datasheet

- XMC7100 series 32-bit Arm® Cortex®-M7 microcontroller datasheet
- XMC7200 series 32-bit Arm® Cortex®-M7 microcontroller datasheet

[2] Device architecture TRM

- XMC7000 MCU family architecture reference manual
- XMC7100 registers reference manual
- XMC7200 registers reference manual

[3] Application notes

- AN234802 Secure system configuration in XMC7000 family
- AN234334 Getting started with XMC7000 MCU on ModusToolbox™ software
- AN234254 Multi-core handling guide in XMC7000
- AN234225 XMC7000_ Using direct memory access _DMA_ controllers
- AN234390 XMC7000_ Setting the Clock Supervision _CSV_ parameters



Revision history

Revision history

Document version	Date of release	Description of changes
**	2022-02-24	Initial release
*A	2024-08-03	Updated references and links

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-08-03 **Published by**

Infineon Technologies AG 81726 Munich, Germany

© 2024 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference 002-34801 Rev. *A

Important notice

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.