

# Getting started with PSOC™ HV PA family

## About this document

### Scope and purpose

AN230264 briefly introduces you to PSOC™ high-voltage (HV) precision analog (PA) family, an Arm® Cortex®-M0+ based microcontroller. This application note also guides you to set up the PSOC™ HV PA development environment.

### Intended audience

This document is intended for anyone using PSOC™ HV PA family MCUs.

## Table of contents

|          |                                                      |    |
|----------|------------------------------------------------------|----|
|          | <b>About this document</b> .....                     | 1  |
|          | <b>Table of contents</b> .....                       | 2  |
| <b>1</b> | <b>Introduction</b> .....                            | 3  |
| <b>2</b> | <b>Feature set</b> .....                             | 4  |
| 2.1      | Function summary .....                               | 5  |
| <b>3</b> | <b>Development environment and tools</b> .....       | 6  |
| 3.1      | Evaluation board .....                               | 6  |
| 3.1.1    | CYHVPA-128K-32-001 board connections .....           | 7  |
| 3.1.2    | Connection diagram with tools .....                  | 8  |
| 3.2      | Automotive Peripheral Driver Library (AutoPDL) ..... | 9  |
| 3.2.1    | CPU (CM0+) startup sequence for PSOC™ HV PA .....    | 9  |
| 3.2.2    | Startup flow example .....                           | 10 |
| 3.2.3    | Sample code .....                                    | 11 |
| 3.3      | Peripheral drivers .....                             | 13 |
| 3.4      | Example usage of AutoPDL with IAR .....              | 14 |
| 3.4.1    | Environment for AutoPDL .....                        | 14 |
| 3.4.2    | Install IAR Embedded Workbench and AutoPDL .....     | 15 |
| 3.4.2.1  | Download AutoPDL package and license .....           | 15 |
| 3.4.2.2  | Standard installation procedure .....                | 15 |
| 3.4.2.3  | IAR EWARM flash patch configuration update .....     | 26 |
| 3.4.3    | Example usage of AutoPDL .....                       | 27 |
| 3.4.4    | Other sample codes .....                             | 41 |
| 3.5      | Development tools .....                              | 44 |
| 3.6      | Flash programming tools .....                        | 44 |
| <b>4</b> | <b>Summary</b> .....                                 | 46 |
| <b>5</b> | <b>Glossary</b> .....                                | 47 |
|          | <b>References</b> .....                              | 49 |
|          | <b>Revision history</b> .....                        | 50 |
|          | <b>Trademarks</b> .....                              | 51 |
|          | <b>Disclaimer</b> .....                              | 52 |

---

## 1 Introduction

### 1 Introduction

This application note provides an overview of the device feature set, and describes the development environment and tools to get started with the CY8C41xxLCE-HV4xx series from the PSOC™ HV PA family. PSOC™ HV PA is a fully integrated programmable embedded system for battery monitoring and management. The system features an Arm® Cortex® M0+ processor with programmable and reconfigurable analog and digital blocks. The PSOC™ HV PA will be offered in a 32-QFN package with wettable flanks. To get a better understanding of the functionality described and terminology used in this application note, see "Section A: Overview" of the architecture technical reference manual (architecture TRM) [\[2\]](#).

## 2 Feature set


## 2 Feature set

PSOC™ HV PA is a fully integrated programmable embedded system for battery monitoring and management. The system features an Arm® Cortex® M0+ processor, and programmable and reconfigurable analog and digital blocks.

PSOC™ HV PA devices have these characteristics:

- High-performance, 24 to 49.152-MHz Arm® Cortex® M0+ CPU with MPU and DMA controller
- Precision analog channel subsystem (PACSS)
- High voltage subsystem (tolerant up to 42 V)
- Integrated LIN transceiver
- High-precision clock sources
- Configurable Timer Counter PWM (TCPWM) block
- Configurable Serial Communication Block (SCB) with I2C, SPI, UART, and LIN slave operating modes
- Low-power operating modes: Sleep and Deep Sleep
- Functional safety for ASIL-B according to ISO 26262
- Automotive Electronics Council (AEC) AEC-Q100 qualified

Figure 1 shows the major components of the PSOC™ HV PA architecture.



**Figure 1 PSOC™ HV PA block diagram**

## 2 Feature set

---

### 2.1 Function summary


- 32-bit CPU subsystem
  - Up to 49.152-MHz Arm® Cortex® M0+ CPU with MPU and DMA controller
  - Up to 128 KB of code flash with ECC
  - Up to 8 KB of SRAM with ECC
  - Up to 8 KB of data flash with ECC
- Precision analog channel subsystem (PACSS)
  - Two precision delta-sigma ADCs (16-20+ bits)
  - Current channel with automatic gain
  - Voltage channel
  - Temperature and diagnostic channels
  - Digital filtering, accumulators, and threshold comparisons on all channels
- High-voltage subsystem
  - Operates directly off 12 V/24 V battery (tolerant up to 42 V)
  - Integrated LIN transceiver
  - HV input divider for voltage channel
- Functional safety for ASIL-B
  - Development process of ISO 26262 for ASIL B
  - Memory protection unit (MPU)
  - Challenge-response watchdog timer (CRWDT)
  - Overvoltage protection (OVP) and brownout detection (BOD)
  - Hardware error correction (SECDED ECC)
  - Analog diagnostics
- Timing and pulse-width modulation
  - Four 16-bit TCPWM blocks
  - Center-aligned, edge, and pseudo-random modes
  - Quadrature decoder
- Clock Sources
  - $\pm 2\%$  up to 49.152 MHz internal main oscillator (IMO)
  - $\pm 1\%$  2 MHz High-precision oscillator (HPOSC)
  - 40-kHz Internal low-speed oscillator (ILO)
  - $\pm 5\%$  or  $\pm 7\%$  32-kHz precision low-power oscillator (PILO) based on the part number
- Communication
  - SCBs with re-configurable I2C, SPI, UART, or LIN slave
  - LIN interface compliant with LIN 2.2 A and ISO 17987 standards
  - Up to 8 GPIOs
- Package
  - 32-QFN with wettable flanks (6 x 6 mm)

### 3 Development environment and tools

### 3 Development environment and tools

### 3.1 Evaluation board


The CYHVPA-128K-32-001 Evaluation Board ([Figure 2](#)) provides access to all peripherals, resulting in a fully featured evaluation platform. CYHVPA-128K-32-001 has Arm® standard MIPI 10-pin / 20-pin connectors for the debug interface by third-party interfaces, and Infineon KitProg3 low-level communication interface for programming and debugging. The evaluation board can be used for the development of software. For more information on board details, see the PSOC™ HV PA Evaluation Board user guide [\[4\]](#).



**Figure 2** **CYHVPA-128K-32-001 Evaluation Board - top view**

Figure 3 shows the CYHVPA-128K-32-001 Evaluation Board block diagram.

## 3 Development environment and tools



**Figure 3** CYHVPA-128K-32-001 Evaluation Board block diagram

### 3.1.1 CYHVPA-128K-32-001 board connections

**Table 1** Board connections

| CY8C4147LCE-HV413 (U3) |           | Connection/component                                  |
|------------------------|-----------|-------------------------------------------------------|
| Pin                    | Pin name  |                                                       |
| 1                      | VDDA      | Internal analog power (3.3 V): 0.15 $\mu$ F capacitor |
| 2                      | VSSA      | Analog GND                                            |
| 3                      | RSH2      | 100 $\mu$ / 50 $\mu$ $\Omega$ shunt resistor          |
| 4                      | RSH       | 100 m / 75 m / 50 m / 4.02 $\Omega$ shunt resistor    |
| 5                      | RSL       | 100 m / 75 m / 50 m / 4.02 $\Omega$ shunt resistor    |
| 6                      | RSL2      | 100 $\mu$ / 50 $\mu$ $\Omega$ shunt resistor          |
| 7                      | VSSA      | Analog GND                                            |
| 8                      | VREFH     | 0.47 $\mu$ F capacitor + side                         |
| 9                      | VREFL     | 0.47 $\mu$ F capacitor - side                         |
| 10                     | VTEMP_RET | Thermistor or potentiometer                           |

(table continues...)

### 3 Development environment and tools


**Table 1** (continued) Board connections

| CY8C4147LCE-HV413 (U3) |           | Connection/component                                       |
|------------------------|-----------|------------------------------------------------------------|
| Pin                    | Pin name  |                                                            |
| 11                     | VTEMP     | Thermistor or potentiometer                                |
| 12                     | VTEMP_SUP | 33 kΩ resistor                                             |
| 13                     | VSSD      | Digital GND                                                |
| 14                     | XRES      | Reset switch / program connector                           |
| 15                     | P0[7]     | SWDCLK for programming                                     |
| 16                     | P0[6]     | SWDIO for programming                                      |
| 17                     | P0[5]     | User push switch / I/O header                              |
| 18                     | P0[4]     | User DIP switch / I/O header                               |
| 19                     | P0[3]     | User LED (green) / I/O header                              |
| 20                     | P0[2]     | User LED (red) / I/O header                                |
| 21                     | P0[1]     | I2C SDA / UART TX / I/O header                             |
| 22                     | P0[0]     | I2C SCL / UART RX / I/O header                             |
| 23                     | VCCD      | Internal digital power (1.8 V): 0.15 μF capacitor          |
| 24                     | VDDD      | Internal digital power (3.3 V): 0.1 μF, 3.3 μF capacitors  |
| 25                     | VSSD      | Digital GND                                                |
| 26                     | VSSL      | LIN GND                                                    |
| 27                     | NC1       | -                                                          |
| 28                     | LIN       | LIN connector                                              |
| 29                     | NC2       | -                                                          |
| 30                     | VDIAG     | VBAT voltage sensing with 2.2 kΩ resistor (for diagnostic) |
| 31                     | VSENSE    | VBAT voltage sensing with 2.2 kΩ resistor                  |
| 32                     | VBAT      | 12 V power supply input                                    |
| -                      | EPAD      | Heat pad (GND)                                             |


#### 3.1.2 Connection diagram with tools

PSOC™ HV PA has an SWD interface to connect with third-party debuggers. The debug pin of SWD is shared with the GPIO port (P0[6] and P0[7]). For more information, see *AN230265 - Hardware design guide for PSOC™ HV PA family*. [Figure 4](#) and [Figure 5](#) show an example of the basic connection for PSOC™ HV PA devices. Note that the external resistors are optional.

## 3 Development environment and tools



**Figure 4** Basic connection diagram of MIPI 10-pin connector



**Figure 5** Basic connection diagram of MIPI 20-pin connector

### 3.2 Automotive Peripheral Driver Library (AutoPDL)

Automotive Peripheral Driver Library (AutoPDL) provides ISO 26262-compliant low-level drivers for all PSOC™4 HV peripherals.

The development environment officially supported by AutoPDL is IAR EWARM. To use EWARM, obtain the appropriate license. See [Peripheral drivers](#) for information regarding the software and license.

#### 3.2.1 CPU (CM0+) startup sequence for PSOC™ HV PA

The following steps are involved in the device startup sequence:

1. System reset (at 0x0000 0000)
2. CM0+ in SROM/boot
3. Device in privilege mode
4. Perform trimming of the device based on the 64-bit key
5. SWD initialized
6. APIs executed from Arm® CM0+ NMI
7. APIs for the flash program, erase, and read
8. APIs to retrieve data from privilege registers
9. Transfer control to the user program

---

### 3 Development environment and tools

- 10. Device in user mode
- 11. CM0+ executes the user application from the code flash region

The following steps are involved in the application startup sequence:


- 1. System reset (at 0x0000 0000).
- 2. CM0+ executes "SystemInit"
- 3. Disables WDT
- 4. Applies flash wait states
- 5. Clock selection
- 6. Enables generic system IRQ
- 7. Continues execution of CM0+ user application

#### 3.2.2 Startup flow example

The application startup sequence process is executed after the boot process completes. In the boot process, according to the lifecycle stage, protection status and debug access restriction settings are mainly performed, and application authentication is performed. In the application startup sequence process, initial settings necessary for program execution such as disabling the WDT, applying flash wait state, and clock settings are completed, and then execution jumps to the main routine. CM0+ executes the boot code after reset.

[Figure 6](#) describes the PSOC™ HV PA device startup flow.

## 3 Development environment and tools



**Figure 6** Device startup flow

**Note:** See the architecture TRM [2] for more details on lifecycle stages and protection bits.

### 3.2.3 Sample code

Code Listing 1 Sample code for CM0+ startup and Code Listing 2 Sample code for CM0+ main function show a sample code for the CM0+ startup and main function respectively.

### 3 Development environment and tools

#### Code Listing 1 Sample code for CM0+ startup

```
;*****
;* Start-up Code
;*****
    THUMB
    PUBWEAK Reset_Handler
    SECTION .text:CODE:REORDER:NOROOT(2)
Reset_Handler:

; Disable global interrupts
    CPSID    I

; Update Vector Table Offset Register with address of user ROM table
; (will be updated later to user RAM table address in C startup code)
    LDR    r0, __vector_table
    LDR    r1, =VTOR
    STR    r0, [r1]
    DSB

; Initialize ECC of startup stack (needed for local variables in C startup code) by processing
8 bytes per loop iteration,

; Prerequisite: Stack Pointer (SP) has not been modified (from the vector table init value) by
above code (otherwise code must be adapted)
    MOVS    r0, #0 ; clear value
    MOVS    r1, #0 ; clear value
    LDR    r2, Cy_u32StartupStackStartAddress
startup_stack_ecc_init_loop:
    STM     r2!, {r0, r1}
    CMP     r2, sp
    BNE     startup_stack_ecc_init_loop

; Call C startup code (no ANSI C context established yet!)
    LDR     r7, =Startup_Init
    BLX     r7

; Initialize data sections
    LDR     r7, __iar_data_init3
    BLX     r7

    LDR     r7, __iar_program_start
    BLX     r7

; Note: Control flow does not necessarily return here.
; On some tool-chains (e.g. IAR) control flow will never return from
; the system library.
Cy_Main_Exited:
    B       Cy_Main_Exited
```

### 3 Development environment and tools

#### Code Listing 2 Sample code for CM0+ main function

```
#include "intrinsics.h" /* To use IAR embedded function */
#include "startup.h"
#include "bb_bsp.h"
#include "cy_common_def.h"
#include "cy_error_callout.h"
#include "cy_gpio.h"
#include "cy_sysclk.h"
#include "cy_syslib.h"
int main(void)
{
    uint8 flag = 1;
    SystemInit();
    __enable_interrupt(); /* Enable global interrupts. */
    /* Initialize USER_LED1 port/pin */
    Cy_Gpio_SetPinMode(CY_USER_LED1_PORT_IDX, CY_USER_LED1_PIN, CY_USER_LED1_MUX);
    Cy_Gpio_SetDriveMode(CY_USER_LED1_PORT_IDX, CY_USER_LED1_PIN,
        CY_GPIO_DRIVE_MODE_STRONG);
    /* Initialize USER_LED2 port/pin */
    Cy_Gpio_SetPinMode(CY_USER_LED2_PORT_IDX, CY_USER_LED2_PIN, CY_USER_LED2_MUX);
    Cy_Gpio_SetDriveMode(CY_USER_LED2_PORT_IDX, CY_USER_LED2_PIN,
        CY_GPIO_DRIVE_MODE_STRONG);
    for(;;)
    { // Wait 0.05 [s]
        Cy_SysLib_DelayUs(50000);
        switch(flag)
        {
            case 1:
                Cy_Gpio_Inv(CY_USER_LED1_PORT_IDX, CY_USER_LED1_PIN);
                flag = 2;
                break;
            case 2:
                Cy_Gpio_Inv(CY_USER_LED2_PORT_IDX, CY_USER_LED2_PIN);
                flag = 1;
                break;
            default:
                Cy_Gpio_Inv(CY_USER_LED1_PORT_IDX, CY_USER_LED1_PIN);
                break;
        }
    }
}
```

### 3.3 Peripheral drivers

Peripheral drivers are a set of firmware drivers that provide APIs for accessing hardware. These APIs perform initialization and control activities of each peripheral.

[Table 2](#) lists the peripheral drivers that Infineon provides for SDL, and [Table 3](#) lists the device-specific middleware.

### 3 Development environment and tools

**Table 2** Peripheral drivers list

| No. | Driver   | Description                         | API functionality                                                                                 |
|-----|----------|-------------------------------------|---------------------------------------------------------------------------------------------------|
| 1   | ADC      | Analog to Digital Converter (PACSS) | Manage ADC operations                                                                             |
| 2   | CPU      | CPU driver                          | Enable CPU-specific features                                                                      |
| 3   | DMA      | Direct Memory Access                | Perform memory-to-memory (M-DMA) and peripheral-to-memory (P-DMA) (and vice versa) operations     |
| 4   | FLASH    | Flash                               | APIs to handle flash memory                                                                       |
| 5   | GPIO     | General Purpose I/O Ports           | Configure and access device input/output pins                                                     |
| 6   | LIN      | Local Interconnect Network          | Provide master and slave data transfer capabilities                                               |
| 7   | SCB      | Serial Communication Block          | Manage serial communication as I2C, SPI, or UART                                                  |
| 8   | SYSCLK   | System Clock                        | Provide APIs to control and read the status of various clocking capabilities of the device        |
| 9   | SYSINT   | System Interrupt                    | Manage interrupts and exceptions, in conjunction with the CMSIS core NVIC API                     |
| 10  | SYSLIB   | System Library                      | Utility functions to handle delays, register read/write, asserts, silicon unique ID, and more     |
| 11  | SYSPM    | System Power Modes                  | Control device power modes                                                                        |
| 12  | SYSRESET | System Reset                        | Provide APIs for reading reset reasons and clearing them                                          |
| 13  | SYSTICK  | Systick Timer                       | Manage a 24-bit down-counter timer                                                                |
| 14  | SYSWDT   | Free-running Watchdog timer         | Provide control and status capabilities                                                           |
| 15  | TCPWM    | Timer Counter PWM                   | Manage a 16- or 32-bit periodic counter, PWM, quadrature decoder, shift register                  |
| 16  | TRIGMUX  | Trigger Multiplexer                 | Manage the multiplexing of trigger outputs to specific trigger inputs across multiple peripherals |

**Table 3** Device-specific middleware

| No. | Middleware | Description               | API functionality                                      |
|-----|------------|---------------------------|--------------------------------------------------------|
| 1   | COM        | UART Com Configuration    | UART configuration for ADC example projects            |
| 2   | ADC        | PACSS/ADC Counts to Volts | APIs for converting ADC counts to volts and millivolts |

## 3.4 Example usage of AutoPDL with IAR

### 3.4.1 Environment for AutoPDL

This section describes the operation with PSOC™ HV PA devices with AutoPDL as an example.

AutoPDL Operational Conditions:

- CPU : PSOC™ HV PA devices (32-QFN)
- Target board : CYHVPA-128K-32-001 Evaluation Board

## 3 Development environment and tools

- IDE : IAR Embedded Workbench for Arm® 8.50.10
- ICE : IAR I-jet Debugger or onboard KitProg3

### 3.4.2 Install IAR Embedded Workbench and AutoPDL

Install IAR Embedded Workbench 8.50.10 in advance and ensure that the licenses are properly enabled.

The following sections provide information on the installation procedures and licensing details for AutoPDL.

#### 3.4.2.1 Download AutoPDL package and license

Follow these steps to download AutoPDL and get the License.

1. Go to [Infineon Developer Center](#).
2. Under **Software**, find **PSOC™ 4 HV Family AutoPDL and middleware** and click on **Request** to get access to the AutoPDL software.

Once the order request is approved, you will receive an email from Infineon Developer Center (**R-IFX-DeveloperCent@infineon.com**). Product installer key (**License Key**) and a **link to download** the software will be included in the email.





Figure 7 Request access to PSOC™ 4 HV Family AutoPDL and middleware

#### 3.4.2.2 Standard installation procedure


After you download the software and extract the archive, follow the instructions to install AutoPDL.

- **AutoPDL Middleware package**
  1. Run the *PSOC4HV\_AutoPDL-MW\_V1.7.0\_BulkInstall.bat* in the \WWxxxx\_PSO4HV\_AutoPDL-MW\_Vx.x.x folder. After the setup wizard appears, click **Next**.

### 3 Development environment and tools




2. Enter the **License key** which is including in email from Infineon Developer Center and click **Next**.




3. Read the license agreement. Select I accept the agreement and click **Next**.

## 3 Development environment and tools




4. Read the information and click **Next**.




5. Select the install folder and click **Next** to continue.

## 3 Development environment and tools




6. Select the components that you want to install and click **Next** to continue.




### 3 Development environment and tools

7. The Auto PDL and middleware package installer checks for the existing Auto PDL drivers/middleware and documents in the installation folder. The existing drivers/middleware and documents are displayed. If you want to replace the existing contents, click **OK**.




8. Confirm the details and click **Install**.

### 3 Development environment and tools




9. Read the Precautions for Use and click **Next**.

### 3 Development environment and tools



10. Click **Finish** to complete the installation.


### 3 Development environment and tools




- **Device Header Files**

1. The setup wizard for device header files is automatically appeared.
2. In the setup wizard, click **Next**.
3. Read the license agreement. Select **I accept the agreement** and click **Next**.
4. Read the information and click **Next**.
5. Select the install folder same as selected while installing the Middleware. Click **Next** to continue.

## 3 Development environment and tools




6. Select the HV Device for which you want to install headers and click **Next** to continue.



7. Check your selection and click on **install**.

### 3 Development environment and tools




8. Click **Finish** to complete the installation.

- **Code Examples**


The setup wizard for code examples automatically appear.

1. In the setup wizard, click **Next**.
2. Read the license agreement. Select **I accept the agreement** and click **Next**.
3. Read the information and click **Next**.
4. Select the install folder same as selected while installing the middleware and device header. Click **Next** to continue.

## 3 Development environment and tools




5. Select the HV Device for which you want to install code example from the drop down as shown in the following figure. Click **Next** to continue.



## 3 Development environment and tools

6. Check your selection and click on **install**.




7. Click **Finish** to complete the installation.

### 3.4.2.3 IAR EWARM flash patch configuration update

Copy and paste (or replace) the flash loader files (**arm** folder) to the IAR installation folder.

1. Copy from AutoPDL installation:
  - C:\INFINEON\_AUTO\_SW\PSOC4HV\_PDL\_MW\_Vxxxxx\examples\Tools\IAR\_EWARM\_Patch\_PSOC4HV
2. Paste (or replace) to IAR installation:
  - C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.4 EWARM FS 8.50.10




### 3 Development environment and tools

#### 3.4.3 Example usage of AutoPDL

1. Navigate to the AutoPDL folder and open the *PSOC4hvpa144k\_Eva\_license.eww* file.


C:\INFINEON\_AUTO\_SW\PSOC4HV\_PDL\_MW\_Vxxxxx\examples\Tools\PSOC4hvpa144k

**Note:** If you use the source code license, open the *PSOC4hvpa144k\_flash\_cm0plus\_template.eww*.



2. Double-click on *main\_cm0plus.c* in the left panel. Details of the sample code are shown (see [Code Listing 2](#)).

## 3 Development environment and tools



### 3. Write the Define value for your target device.

e.g. **C:\INFINEON\_AUTO\_SW\PSOC4HV\_PDL\_MW\source\userenv\cy\_pdl\_config.h**

The device names supported by the standard evaluation board are as follows:


- **HVPA144K: CY8C4147LCE\_HV423** (Evaluation board) or **CY8C4147LCE\_HV413** (Lite-Kit Board)
- **HVMS64K: CY8C4146LWE\_HVS115**
- **HVMS128K: CY8C4147LWE\_HVS135X**
- **HVPASPM-C: CY8C4147LDE\_HV734**

If you are using a Lite-Kit board, please also add the following definitions.

- **HVPA144K: KIT\_PSOC4\_HVPA\_144K\_LITE**
- **HVMS128K: KIT\_PSOC4\_HVMS\_128K\_LITE**

If you are using HVPA-144K\_LITE, change it as follows:

## 3 Development environment and tools



```

/*===== [inclusions] =====*/

/*===== [macros] =====*/
/* Specifies the usage device.
 * Please refer the cy_device_headers.h in devices/<device_name> folder to determine the symbol. */
#define CY8C4147LDE_HV734 /* HVPA SPM-C */
#define CY8C4147LWE_HVS135X /* HVMS128K */
#define CY8C4147LCE_HV423 /* HVPA144K */
#define CY8C4146LWE_HVS115 /* HVMS64K */
#define KIT_PSOC4_HVPA_144K_LITE


/* Specifies use of Software Error Report or not.
 * If CY_ON, Software Error Report will be called when development error such as parameter error is detected. */
#define CY_PDL_CONFIG_SW_ERROR_REPORT (CY_ON)
/* Specifies the Software Error Report function name. */
#define CY_PDL_CONFIG_SW_ERROR_REPORT_FUNC (Cy_Pdl_SwErrorReport)
/* Specifies the Hardware Error Report function name. */
#define CY_PDL_CONFIG_HW_ERROR_REPORT_FUNC (Cy_Pdl_HwErrorReport)

/*===== [type definitions] =====*/

/*===== [external function declarations] =====*/


/*===== [end of file] =====*/
#endif /* (#ifndef CY_PDL_CONFIG_H) */
    
```

4. Select **Project > Rebuild All** to build the project.




## 3 Development environment and tools


**Note:** If you didn't request a SafeTlib license, two errors will occur. If you see the errors, remove the **cy\_pstl\_user\_callout.c** and **libpstl.a** files and then select **Rebuild all**. To remove the **cy\_pstl\_user\_callout.c** file, right-click the file and then click **Remove**. To remove the **libpstl.a** file, navigate to **Project > Options > Linker > Library** tab and click the ellipses button next to the **Additional libraries** pane. Select **libpstl.a** and click remove (x).



## 3 Development environment and tools




5. Connect the USB cable to the J4 and 12V wall Adapter to the J22 of the CYHHPA-128K-32-001 Evaluation Board with the power supply (See Figure 8). See the PSOC™ HV PA Evaluation Board user guide [3] for more detailed information.



**Figure 8** USB cable connection

6. Download the project to PSOC™ 4 HVP A-144K device by selecting Project > Download > Download active application.

## 3 Development environment and tools




7. Push the reset switch (SW2) on the CYHVP-128K-32-001 Evaluation Board and then confirm that the LED D6 and D7 are blinking.

- Download the application using the IAR I-JET debugger

**Note:** If you do not have the IAR I-jet Debugger, then skip Steps 8. to 10..

8. Connect the IAR I-jet Debugger to either J3 (MIPI 20-pin) or J5 (MIPI 10-pin) of the CYHVP-128K-32-001 Evaluation Board with power supply (See Figure 9). See the PSOC™ HV PA Evaluation Board user guide [4] for more detailed information.


## 3 Development environment and tools




**Figure 9 Connection of IAR I-jet Debugger**

**Note:** Please check I-jet is set for Debugger. In case of the CMSIS DAP program, the menu name shows CMSIS DAP. If it isn't, navigate to *Project > Options > Debugger* and select **I-jet at Driver**.

## 3 Development environment and tools




## 3 Development environment and tools




9.
  - Download the project to PSOC™ HV PA device by selecting Project >Download > Download active application.

## 3 Development environment and tools




10.
  - Push the reset switch (SW2) on the CYHVP-128K-32-001 Evaluation Board and then confirm that the LED D6 and D7 is blinking.
  - Download the application using the onboard KitProg3
11. Connect the USB cable to the J4 of the CYHVP-128K-32-001 Evaluation Board with the power supply (See [Figure 10](#)). See the PSOC™ HV PA Evaluation Board user guide [\[4\]](#) for more detailed information.

## 3 Development environment and tools




**Figure 10** USB cable connection

12. Select **Project > Options...** to change the debugger settings.




13. Select **CMSIS DAP** from Options and select the **Interface** tab. Change the settings as shown in:
  - Probe config -> Auto
  - Interface speed -> 2MHz

## 3 Development environment and tools




14. Click **OK** and re-select Project > Rebuild All to build the project.

## 3 Development environment and tools



15. Download the project to PSOC™ HV PA device by selecting Project > Download > Download active application.


## 3 Development environment and tools



16. Push the reset switch (SW2) on the CYHVP-128K-32-001 Evaluation Board and then confirm that the LED D6 and D7 is blinking.

To debug the project using either IAR I-JET debugger or onboard KitProg3 (CMSIS DAP), select Project > Download and Debug. For more information on debugging, see the IAR EWARM IDE project management and building guide [5].


### 3 Development environment and tools



#### 3.4.4 Other sample codes


The other code examples are in the *examples* folder.

## 3 Development environment and tools




1. Go to any code sample folder (e.g., **adc** > **triple**) and copy the `main_cm0plus.c` file in the folder.

## 3 Development environment and tools



2. Navigate to PSOC4HV\_PDL\_MW\_Vxxxxx\examples\Tools\PSOC4hvpa144k and replace the copied main\_cm0plus.c file.

3 Development environment and tools



- 3. From the same folder, open PSOC4hvp144k\_Eva\_license.eww (or PSOC4hvp144k\_flash\_cm0plus\_template.eww for source file license) to open the IAR EWARM sample project.
- 4. Rebuild and download the project to the board. See the C:\INFINEON\_AUTO\_SW\PSOC4HV\_PDL\_MW\_Vxxxxx\examples\readme.pdf file of the sample codes for a detailed explanation of the use case.

3.5 Development tools

Table 4 Development tool

| Vender      | Emulators/probes                    | Compiler        |
|-------------|-------------------------------------|-----------------|
| IAR Systems | I -JET Debugger<br>Onboard KitProg3 | EWARM (8.50.10) |

3.6 Flash programming tools

Table 5 lists the supported flash programming tools. Infineon MiniProg4 programmer is for development purposes. For mass production purposes, a JTAG programmer from a third-party is suitable.

Table 5 Flash programming tools

| Vender   | Flash programmer | Software                    |
|----------|------------------|-----------------------------|
| Infineon | MiniProg4        | Infineon Auto Flash Utility |

(table continues...)

### 3 Development environment and tools

**Table 5** (continued) Flash programming tools

| Vender | Flash programmer | Software |
|--------|------------------|----------|
|        | KitProg3         |          |

**Note:** CYHVPA-128K-32-001 has the Cortex® SWD debug connector. SWD is compatible with MiniProg4.

Table 6 lists the pin assignment for Cortex® debug connector.

**Table 6** Cortex® debug connector

| Pin | Signal       |
|-----|--------------|
| 1   | VDDD         |
| 2   | SWDIO        |
| 3   | GND          |
| 4   | SWDCLK       |
| 5   | GND          |
| 6   | SWO (option) |
| 7   | KEY          |
| 8   | NC           |
| 9   | GND detect   |
| 10  | nRESET       |

---

### 4 Summary

## 4 Summary

This application note guided you to set up the PSOC™ HV PA development environment. Infineon provides an evaluation board and a wealth of sample software to help you get started with the PSOC™ HV PA family. To evaluate the CYHVP-128K-32-001 Evaluation Board, contact your sales representative or [Infineon Technical Support](#).

## 5 Glossary

## 5 Glossary

Table 7 Glossary

| Terms         | Description                             |
|---------------|-----------------------------------------|
| A/D converter | Analog to Digital Converter             |
| ADC           | Analog to Digital Converter             |
| AHB           | Advanced High-Performance Bus           |
| API           | Application Programming Interface       |
| BOD           | Brown-Out Detectors                     |
| CM0+          | Arm® Cortex® -M0+ (processor core name) |
| CPU           | Central Processing Unit                 |
| CPUSS         | CPU Subsystem                           |
| DAP           | Debug Access Port                       |
| DMA           | Direct Memory Access                    |
| DMAC          | DMA Controller                          |
| DW            | Data Wire                               |
| ECC           | Error Correction Code (safety)          |
| GPIO          | General Purpose I/O                     |
| HV            | High-Voltage                            |
| I/O           | Input or Output                         |
| IAR           | IAR Systems (Company name)              |
| IOSS          | I/O Sub-System                          |
| IRC           | Interrupt Controller                    |
| IRQ           | Interrupt Request                       |
| ISR           | Interrupt Service Routine               |
| LIN           | Local Interconnect Network              |
| MCU           | Microcontroller Unit                    |
| MIPI          | Mobile Industry Processor Interface     |
| MPU           | Memory Protection Unit                  |
| NMI           | Non-Maskable Interrupt                  |
| PA            | Precision Analog                        |
| PACSS         | Precision Analog Channel Subsystem      |
| POR           | Power On Reset                          |
| PWM           | Pulse Width Modulation                  |
| RAM           | Random Access Memory                    |
| ROM           | Read-Only Memory                        |

(table continues...)

---

## 5 Glossary

**Table 7** (continued) Glossary

| Terms | Description                 |
|-------|-----------------------------|
| SCB   | Serial Communication Block  |
| SDL   | Sample Driver Library       |
| SPI   | Serial Peripheral Interface |
| SRAM  | Static RAM                  |
| SRSS  | System Resource Subsystem   |
| SWD   | Serial Wire Debugging       |
| TCPWM | Timer, Counter and PWM      |
| WDT   | Watchdog Timer              |

## References

The following are the PSOC™ HV PA family series application notes, datasheets, and technical reference manuals. Contact [Infineon Technical Support](#) to obtain these documents and sample driver library.

- [1] 002-28660: PSOC™ HV PA-144K datasheet
- [2] 002-29223: PSOC™ HV PA architecture technical reference manual (TRM)
- [3] 002-29238: PSOC™ HV PA registers technical reference manual (TRM)
- [4] 002-29984: PSOC™ HV PA Evaluation Board user guide
- [5] IAR EWARM IDE project management and building guide
- [6] 002-31481: PSOC™ 4 HVPA-144K Safety Manual

---

## Revision history

### Revision history

| Document revision | Date       | Description of changes                             |
|-------------------|------------|----------------------------------------------------|
| **                | 2020-11-24 | Initial release                                    |
| *A                | 2023-04-07 | Updated all sections to support the latest silicon |
| *B                | 2023-04-19 | Template update; no content update                 |
| *C                | 2025-02-14 | Changed to use AutoPDL.                            |

---

### Trademarks

## Trademarks

PSOC™, formerly known as PSoC™, is a trademark of Infineon Technologies. Any references to PSoC™ in this document or others shall be deemed to refer to PSOC™.

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2025-02-14**

**Published by**

**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2025 Infineon Technologies AG**  
**All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**  
**IFX-nqb1681876100081**

## Important notice

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.