



About this document

Scope and purpose

AN225401 demonstrates how to configure and use a serial communications block (SCB) in TRAVEO[™] T2G family MCU with three serial interface protocols: SPI, UART, and I2C.

Associated part family

TRAVEO[™] T2G Family CYT2/CYT3/CYT4 series

Intended audience

This document is intended for anyone using TRAVEO[™] T2G family.

Table of contents

	About this document
	Table of contents 1
1	Introduction
1.1	Features
2	General description
3	SPI setting procedure example
3.1	Master mode 5
3.1.1	Use case
3.1.2	Configuration and example7
3.2	Slave mode
3.2.1	Use case
3.2.2	Configuration and example
4	UART setting procedure example
4.1	UART mode
4.1.1	Use case
4.1.2	Configuration and example
5	I ² C setting procedure example
5.1	Master mode
5.1.1	Use case
5.1.2	Configuration and example
5.2	Slave mode
5.2.1	Use case
5.2.2	Configuration and example
6	Glossary
7	Related documents
Application note www.infineon.com	Please read the sections "Important notice" and "Warnings" at the end of this document 002-25401 Rev. *E 2023-11-10

How to use serial communications block (SCB) in TRAVEO™ T	2G
family	



Table of contents

8

Other references
Revision history
Disclaimer



1 Introduction

1 Introduction

This application note describes how to use a serial communications block (SCB) in TRAVEO[™] T2G CYT2/CYT3/ CYT4 series MCUs. The SCB is used for serial communication with other devices; it supports three serial communication protocols: SPI, UART, and I2C.

This application note explains the functioning of SCB, initial configuration, and data communication operations with use cases. To understand the functionality described and terminology used in this application note, see the "Serial Communications Block (SCB)" chapter of the architecture technical reference manual (TRM).

1.1 Features

The SCB supports the following features:

- Standard SPI Master and Slave functionality with Motorola, Texas Instruments, and National Semiconductor protocols
- Standard UART functionality with SmartCard reader, Local Interconnect Network (LIN), and IrDA protocols
 - Standard LIN Slave functionality with LIN v1.3 and LIN v2.1/2.2 specification compliance. The SCB in TRAVEO[™] T2G family has only standard LIN Slave functionality.
- Standard I2C Master and Slave functionality
- Only SCB[0] is DeepSleep-capable
- EZ mode for SPI and I2C Slaves allows for operation without CPU intervention
- CMD_RESP mode for SPI and I2C Slaves allows for operation without CPU intervention, and available only in DeepSleep-capable SCB
- Low-power (DeepSleep) mode of operation for SPI and I2C Slaves (using external clocking), only available on DeepSleep-capable SCB
- DeepSleep wakeup on I2C Slave address match or SPI Slave selection; only available on DeepSleepcapable SCB
- Trigger outputs for connection to DMA
- Multiple interrupt sources to indicate status of FIFOs and transfers



2 General description

2 General description

The SCB supports three serial communication protocols: SPI, UART, and I2C. Only one of the protocols is supported by an SCB at any given time.

The SCB supports only the Slave functions of the LIN standard. Therefore, UART-LIN of the SCB cannot be used for the LIN Master. For details on the supported hardware and LIN Master tasks, see the description of the LIN block in the architecture technical TRM.

Figure 1 shows the block diagram of SCB.



Figure 1 Block diagram of SCB

The SCB consists of registers, FIFO, and a control block for each protocol function (SPI, UART, and I2C). Registers are used as software interfaces for SCB settings and generated interrupts by each event. The FIFO consists of SRAM (256-byte) and has three modes Tx/Rx FIFO (128x8-bit/ 64x16-bit/ 32x32-bit), EZ (256x8-bit), and command/response (256x8-bit). Each protocol function control block works as a transmitting and receiving controller. SPI (all SCBs) and I2C (SCB[0]) support externally clocked (EC) mode in Slave mode.



3 SPI setting procedure example

This section shows an example of the SPI using the sample driver library (SDL). The SCB supports SPI Master mode and SPI Slave mode with Motorola, Texas Instruments, and National Semiconductor protocols. See the architecture technical TRM for details of each protocol. The code snippets in this application note are part of SDL, and are based on CYT2B7 series. See Other references for the SDL.

The SDL has a configuration part and a driver part. The configuration part mainly configures the parameter values for the desired operation. The driver part configures each register based on the parameter values in the configuration part. You can configure the configuration part according to your system.

3.1 Master mode

This example configures the SCB in Motorola SPI Master mode and transmits two words (word: 16 bits) of data and receives two words of optional data from the SPI Slave.

3.1.1 Use case

The following is an example of sending data in the scheduler cycle (100 ms) and receiving data in the Rx interrupt.

- SCB mode = Motorola SPI Master mode
- SCB channel = 1
- PCLK (peripheral clock) = 4 MHz
- Bit rate = 1 Mbps (OVS: oversampled multiple. See the "Serial Communications Block (SCB)" chapter in the architecture technical TRM.)

[Bit rate setting]

The bit rate setting is valid only in Master mode. The formula of bit rate calculation is as follows: Bit rate [bps] = Input clock [Hz] / OVS OVS : SCB_CTRL.OVS + 1In this case, bit rate is calculated as follows: Bit rate = Input clock [Hz] / OVS = PCLK(4MHz) / (3+1) = 1 [Mbps]For more details, see the architecture technical TRM.

- Tx/Rx data length = 16 bits
- Tx/Rx FIFO = Used (16-bit FIFO data elements)
- Rx interrupt = Enable
 - System interrupt source : scb_0_interrupt_IRQn (IDX: 17)
 - Mapped to CPU interrupt : IRQ3
 - CPU interrupt priority : 3
- Used ports
 - SCLK : SCB0_CLK (P0.2)

MOSI data is driven on a falling edge of SCLK

MISO data is captured on a falling edge of SCLK after half a SPI SCLK period from a rising edge.

Figure 2 shows the example of connection between the SCB and another SPI device.



Figure 2

Example of SPI (Master mode) communication



3 SPI setting procedure example

In SPI mode, SCLK, MOSI, MISO, and SELECT signals are connected to another Slave device. In Master mode, SCLK and MOSI are output, and MISO is input. SELECT is used as an indication of valid data period for the Slave device. Up to four SELECT signals can be assigned.

Figure 3 shows the setting procedure and operation example for Master mode.



Figure 3 SPI Master mode operation

(1) Configure the clock

(2) Enable global interrupt (CPU interrupt enable). For details, see the CPU interrupt handing sections in the architecture technical TRM.

(3) Set the interrupt structure. For details, see the CPU interrupt handing sections in the architecture technical TRM.

(4) Set the system interrupt handler. For details, see the CPU interrupt handing sections in the architecture technical TRM.

(5) Enable the interrupt.



3 SPI setting procedure example

(6) Set the SPI port for Master mode. SCLK, MOSI, and SELECT are output. MISO is input.

(7) Initialize the SCB for SPI communication.

- (8) Enable SPI.
- (9) Initialize and start the scheduler for SPI transmit data.
- (10) When the Master receives optional data, an RX FIFO interrupt occurs.
- (11) The software reads the received data from the Rx FIFO.
- (12) Clear the RX FIFO interrupt.

(13) When a scheduler interrupt occurs, write the 16-bit data to be transmitted to the SCB_TX_FIFO_WR register. The SCB will start transmitting as soon two or more bytes are written to the FIFO. (SCB_TX_FIFO_WR = transmit_data.)

3.1.2 Configuration and example

Table 1 lists the parameters of the configuration part in the SDL for SPI Master mode.

Table 1SPI Master mode configuration parameters

Parameters	Description	Setting value
SOURCE_CLOCK_FRQ	Input divider clock frequency	8000000ul (80MHz)
SCB_SPI_BAUDRATE	SPI baud rate	125000ul
SCB_SPI_OVERSAMPLING	Oversampling for SPI	16ul
SCB_SPI_CLOCK_FREQ	Peripheral clock frequency	SCB_SPI_BAUDRATE*SCB_SPI_ OVERSAMPLING (125000*16 = 2 MHz)
DIVIDER_NO_1	Divider number	1ul
CY_SPI_SCB_PCLK	Peripheral clock number	PCLK_SCB0_CLOCK
CY_SPI_SCB_TYPE	SCB channel number	SCB0
SCB_SPI_cfg.spiMode	Operation mode	CY_SCB_SPI_MASTER (0x1)
SCB_SPI_cfg.subMode	SPI operation sub mode	CY_SCB_SPI_MOTOROLA (0x0)
SCB_SPI_cfg.sclkMode	Clock polarity and phase	CY_SCB_SPI_CPHA0_CPOL0 (0x0)
SCB_SPI_cfg.oversample	Oversampling factor	SCB_SPI_OVERSAMPLING (16ul)
SCB_SPI_cfg.rxDataWidth	Rx data frame width	16ul
SCB_SPI_cfg.txDataWidth	Tx data frame width	16ul
SCB_SPI_cfg.enableMsbFirst	Least or most significant bit first	true (MSB)
SCB_SPI_cfg.enableFreeRunSclk	SCLK generated mode	false
SCB_SPI_cfg.enableInputFilter	Median filter	false
SCB_SPI_cfg.enableMisoLateSample	SCLK edge on which MISO is captured	true (determined by CPOL and CPHA)
SCB_SPI_cfg.enableTransferSeperatio	Continuous SPI data transfers	true (disable)
SCB_SPI_cfg.ssPolarity0	Polarity of SELECT 1	false ('0' active, used)

(table continues...)



Table 1 (continued) SPI Master mode configuration parameters		
Parameters	Description	Setting value
SCB_SPI_cfg.ssPolarity1	Polarity of SELECT 2	false ('0' active, unused)
SCB_SPI_cfg.ssPolarity2	Polarity of SELECT 3	false ('0' active, unused)
SCB_SPI_cfg.ssPolarity3	Polarity of SELECT 4	false ('0' active, unused)
SCB_SPI_cfg.enableWakeFromSleep	Slave selection detection logic	false
SCB_SPI_cfg.rxFifoTriggerLevel	Trigger level of Rx FIFO	1ul
SCB_SPI_cfg.rxFifoIntEnableMask	Interrupt of Rx FIFO	1ul
SCB_SPI_cfg.txFifoTriggerLevel	Trigger level of Tx FIFO	Oul
SCB_SPI_cfg.txFifoIntEnableMask	Interrupt of Tx FIFO	Oul
SCB_SPI_cfg.enableSpiDoneInterrupt	SPI master transfer done event	false
SCB_SPI_cfg.enableSpiBusErrorInterr	SPI slave deselected at an unexpected time in the SPI transfer	false
CY_SPI_SCB_MISO_PORT	I/O port number	GPIO_PRT0
CY_SPI_SCB_MISO_PIN	I/O pin number	Oul
CY_SPI_SCB_MISO_MUX	Peripheral connection	P0_0_SCB0_SPI_MISO (30ul)
CY_SPI_SCB_MOSI_PORT	I/O port number	GPIO_PRT0
CY_SPI_SCB_MOSI_PIN	I/O pin number	1ul
CY_SPI_SCB_MOSI_MUX	Peripheral connection	P0_1_SCB0_SPI_MOSI
CY_SPI_SCB_CLK_PORT	I/O port number	GPIO_PRT0
CY_SPI_SCB_CLK_PIN	I/O pin number	2ul
CY_SPI_SCB_CLK_MUX	Peripheral connection	P0_2_SCB0_SPI_CLK
CY_SPI_SCB_SEL0_PORT	I/O port number	GPIO_PRT0
CY_SPI_SCB_SEL0_PIN	I/O pin number	3ul
CY_SPI_SCB_SEL0_MUX	Peripheral connection	P0_3_SCB0_SPI_SELECT0
SCB_MISO_DRIVE_MODE	DRIVE_MODE for MISO	CY_GPIO_DM_HIGHZ (0x08)
SCB_MOSI_DRIVE_MODE	DRIVE_MODE for MOSI	CY_GPIO_DM_STRONG_IN_OFF (0x06)
SCB_CLK_DRIVE_MODE	DRIVE_MODE for CLK	CY_GPIO_DM_STRONG_IN_OFF (0x06)
SCB_SEL0_DRIVE_MODE	DRIVE_MODE for SEL0	CY_GPIO_DM_STRONG_IN_OFF (0x06)
SPI_port_pin_cfg.outVal	Pin output state	Oul
SPI_port_pin_cfg.driveMode	GPIO drive mode	Oul
SPI_port_pin_cfg.hsiom	Connection for I/O pin route	HSIOM_SEL_GPIO (0x0)
SPI_port_pin_cfg.intEdge	Edge which will trigger an IRQ	Oul
SPI_port_pin_cfg.intMask	Masks edge interrupt	Oul

(table continues...)



Table 1 (continued) SPI Master mode configuration parameters		
Parameters	Description	Setting value
SPI_port_pin_cfg.vtrip	Input buffer mode	Oul
<pre>SPI_port_pin_cfg.slewRate</pre>	Slew rate	Oul
<pre>SPI_port_pin_cfg.driveSel</pre>	GPIO drive strength	Oul
CY_SPI_SCB_IRQN	System interrupt index number	scb_0_interrupt_IRQn (IDX: 17)
irq_cfg.sysIntSrc	System interrupt index number	CY_SPI_SCB_IRQN
irq_cfg.intIdx	CPU interrupt number	CPUIntIdx3_IRQn
.isEnabled	CPU interrupt enable	true (Enable)

Table 2 lists the functions of the driver part in the SDL.

Table 2 **List of functions**

Functions	Description	Remarks
Cy_SysClk_PeriphAssignDivider (en_clk_dst_t ipBlock, cy_en_divider_types_t dividerType, uint32_t dividerNum)	Assigns a programmable divider to a selected IP block	ipBlock: CY_SPI_SCB_PCLK dividerType: CY_SYSCLK_DIV_24_5_BIT dividerNum: DIVIDER_NO_1
Cy_SysClk_PeriphSetFracDivider (cy_en_divider_types_t dividerType, uint32_t dividerNum, uint32_t dividerIntValue, uint32_t dividerFracValue)	Sets one of the programmable clock dividers	dividerType: CY_SYSCLK_DIV_24_5_BIT dividerNum: DIVIDER_NO_1 dividerIntValue: ((divSetting >> 5ul) & 0x00000FFFul) - 1ul dividerFracValue: divSetting & 0x000001Ful
Cy_SysClk_PeriphEnableDivider (cy_en_divider_types_t dividerType, uint32_t dividerNum)	Enables the selected divider	dividerType: CY_SYSCLK_DIV_24_5_BIT dividerNum: 1ul

Table 3 lists the SPI functions of the driver part in the SDL.

Table 3 **SPI functions**

Functions	Description	Remarks
Cy_SCB_SPI_DeInit (volatile stc_SCB_t *base)	De-initializes the SCB block	*base: CY_SPI_SCB_TYPE
Cy_SCB_SPI_Init (volatile stc_SCB_t *base, cy_stc_scb_spi_config_t const *config, cy_stc_scb_spi_context_t *context)	Initializes the SCB for SPI operation	*base: CY_SPI_SCB_TYPE *config: SCB_SPI_cfg context: NULL
Cy_SCB_SPI_SetActiveSlaveSelect (volatile stc_SCB_t *base, uint32_t slaveSelect)	Selects an active Slave Select line from one of four available	*base: CY_SPI_SCB_TYPE slaveSelect: 0ul
Cy_SCB_SPI_Enable (volatile stc_SCB_t *base)	Enables the SCB block for the SPI operation	*base: CY_SPI_SCB_TYPE

(table continues...)



Table 3(continued) SPI functions

Functions	Description	Remarks
Cy_SCB_SPI_GetRxFifoStatus (volatile stc_SCB_t const *base)	Returns the current status of the Rx FIFO	*base: CY_SPI_SCB_TYPE
Cy_SCB_SPI_ReadArray (volatile stc_SCB_t const *base, void *rxBuf, uint32_t size)	Reads an array of data out of the SPI Rx FIFO	*base: CY_SPI_SCB_TYPE *rxBuf: (void*)readData size: 2ul
Cy_SCB_SPI_ClearRxFifoStatus (volatile stc_SCB_t *base, uint32_t clearMask)	Clears the selected status of the Rx FIFO	*base: CY_SPI_SCB_TYPE clearMask: CY_SCB_SPI_RX_TRIGGER
Cy_SCB_SPI_WriteArray (volatile stc_SCB_t *base, void *txBuf, uint32_t size)	Places an array of data in the SPI Tx FIFO	*base: CY_SPI_SCB_TYPE *txBuf: (void*)readData size: 2ul

Code Listing 1 demonstrates an example to configure SPI Master mode in the configuration part.



Code Listing 1 Example to configure SPI Master mode in configuration part

```
/* Device Specific Settings */
#define CY_SPI_SCB_TYPE
                           SCB0 /* Define the SCB channel */
#define CY_SPI_SCB_MISO_PORT GPIO_PRT0 /* Define the port settings */
#define CY SPI SCB MISO PIN Oul /* Define the port settings */
#define CY_SPI_SCB_MISO_MUX P0_0_SCB0_SPI_MISO /* Define the port settings */
#define CY_SPI_SCB_MOSI_PORT GPIO_PRT0 /* Define the port settings */
#define CY SPI SCB MOSI PIN 1ul /* Define the port settings */
#define CY_SPI_SCB_MOSI_MUX P0_1_SCB0_SPI_MOSI /* Define the port settings */
#define CY_SPI_SCB_CLK_PORT GPI0_PRT0 /* Define the port settings */
#define CY SPI SCB CLK PIN 2ul /* Define the port settings */
#define CY_SPI_SCB_CLK_MUX P0_2_SCB0_SPI_CLK /* Define the port settings */
#define CY_SPI_SCB_SEL0_PORT GPI0_PRT0 /* Define the port settings */
#define CY_SPI_SCB_SEL0_PIN 3ul /* Define the port settings */
#define CY_SPI_SCB_SEL0_MUX P0_3_SCB0_SPI_SELECT0 /* Define the port settings */
#define CY_SPI_SCB_PCLK
                            PCLK_SCB0_CLOCK /* Define the peripheral clock */
#define CY_SPI_SCB_IRQN scb_0_interrupt_IRQn /* Define the System interrupt index number
*/
/* Master Settings */
#define SCB_MISO_DRIVE_MODE CY_GPIO_DM_HIGHZ /* Define the port settings */
#define SCB_MOSI_DRIVE_MODE CY_GPIO_DM_STRONG_IN_OFF /* Define the port settings */
#define SCB CLK DRIVE MODE CY GPIO DM STRONG IN OFF /* Define the port settings */
#define SCB_SEL0_DRIVE_MODE CY_GPI0_DM_STRONG_IN_OFF /* Define the port settings */
/* User setting value */
#define SOURCE_CLOCK_FRQ 8000000ul
#define SCB_SPI_BAUDRATE
                            125000ul /* Please set baudrate value of SPI you want */
#define SCB SPI OVERSAMPLING 16ul  /* Please set oversampling of SPI you want */ /*Define
the clock parameters */
#define SCB_SPI_CLOCK_FREQ (SCB_SPI_BAUDRATE * SCB_SPI_OVERSAMPLING)
#define DIVIDER_NO_1 (1ul)
static cy_stc_gpio_pin_config_t SPI_port_pin_cfg = /* Configure the port setting parameters */
{
    .outVal = Oul,
    .driveMode = 0ul,
                                /* Will be updated in runtime */
              = HSIOM SEL GPIO, /* Will be updated in runtime */
    .hsiom
    .intEdge = Oul,
    .intMask = Oul,
    .vtrip
              = 0ul,
    .slewRate = Oul,
    .driveSel = Oul,
};
static cy_stc_sysint_irq_t irq_cfg =
```



```
{
    .sysIntSrc = CY SPI SCB IRQN, /* Configure the interrupt structure parameters*1 */
    .intIdx
               = CPUIntIdx3 IRQn,
    .isEnabled = true,
};
uint16_t readData[2];
static const cy stc scb spi config t SCB SPI cfg = /* Configure the SCB parameters */
{
                               = CY_SCB_SPI_MASTER,
                                                         /*** Specifies the mode of
    .spiMode
            ***/
operation
                               = CY SCB SPI MOTOROLA,
                                                         /*** Specifies the sub mode of SPI
    .subMode
operation
            ***/
                               = CY_SCB_SPI_CPHA0_CPOL0, /*** Clock is active low, data is
    .sclkMode
changed on first edge ***/
    .oversample
                               = SCB_SPI_OVERSAMPLING, /*** SPI_CLOCK divided by
SCB_SPI_OVERSAMPLING should be baudrate ***/
    .rxDataWidth
                               = 16ul.
                                           /*** The width of RX data (valid range 4-16). It
must be the same as \ref txDataWidth except in National sub-mode. ***/
    .txDataWidth
                               = 16ul,
                                          /*** The width of TX data (valid range 4-16). It
must be the same as \ref rxDataWidth except in National sub-mode. ***/
    .enableMsbFirst
                               = true,
                                           /*** Enables the hardware to shift out the data
element MSB first, otherwise, LSB first ***/
    .enableFreeRunSclk
                               = false,
                                           /*** Enables the master to generate a continuous
SCLK regardless of whether there is data to send ***/
    .enableInputFilter
                               = false,
                                          /*** Enables a digital 3-tap median filter to be
applied to the input of the RX FIFO to filter glitches on the line. ***/
    .enableMisoLateSample
                               = true,
                                           /*** Enables the master to sample MISO line one
half clock later to allow better timings. ***/
                                           /*** Enables the master to transmit each data
    .enableTransferSeperation = true,
element separated by a de-assertion of the slave select line (only applicable for the master
mode) ***/
    .ssPolarity0
                               = false,
                                           /*** SS0: active low ***/
    .ssPolarity1
                               = false.
                                           /*** SS1: active low ***/
    .ssPolarity2
                               = false,
                                           /*** SS2: active low ***/
                                           /*** SS3: active low ***/
    .ssPolarity3
                               = false,
    .enableWakeFromSleep
                               = false,
                                           /*** When set, the slave will wake the device when
the slave select line becomes active. Note that not all SCBs support this mode. Consult the
device datasheet to determine which SCBs support wake from deep sleep. ***/
    .rxFifoTriggerLevel
                               = 1ul,
                                           /*** Interrupt occurs, when there are more entries
of 2 in the RX FIFO */
    .rxFifoIntEnableMask
                               = 1ul,
                                          /*** Bits set in this mask will allow events to
cause an interrupt */
                                           /*** When there are fewer entries in the TX FIFO,
    .txFifoTriggerLevel
                               = 0ul,
then at this level the TX trigger output goes high. This output can be connected to a DMA
channel through a trigger mux. Also, it controls the \ref CY_SCB_SPI_TX_TRIGGER interrupt
source. */
    .txFifoIntEnableMask
                               = 0ul,
                                           /*** Bits set in this mask allow events to cause an
interrupt ***/
    .masterSlaveIntEnableMask = 0ul,
                                           /*** Bits set in this mask allow events to cause an
interrupt ***/
    .enableSpiDoneInterrupt
                               = false,
    .enableSpiBusErrorInterrupt = false,
```



```
};
/* Master schedule handler */
static void SCB_TickHandler(void)
{
   Cy_SCB_SPI_WriteArray(CY_SPI_SCB_TYPE,(void*)readData, 2ul);
}
static void SchedulerInit(void)
{
   Cy_SysTick_Init(CY_SYSTICK_CLOCK_SOURCE_CLK_CPU, CORE_CLOCK_FRQ / 10ul); // 100[ms]
   Cy_SysTick_SetCallback(0ul, SCB_TickHandler);
   Cy_SysTick_Enable();
}
int main(void)
{
   SystemInit();
   /******* Calculate divider setting for the SCB *******/ /* (1) Configure the clock */
   Cy_SysClk_PeriphAssignDivider(CY_SPI_SCB_PCLK, CY_SYSCLK_DIV_24_5_BIT, DIVIDER_N0_1); /*
Configure the Peripheral Clock (See Code Listing 4) */
   SetPeripheFracDiv24_5(SCB_SPI_CLOCK_FREQ, SOURCE_CLOCK_FRQ, DIVIDER_NO_1); /* Configure
the divider (See Code Listing 2) */
   Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_24_5_BIT, 1ul); /* Enable the divider (See
Code Listing 6) */
   __enable_irq(); /* Enable global interrupts. */ /* (2) Enable global interrupt*1 */
   /*
       De-initialization for peripherals
                                       */
   Cy_SCB_SPI_DeInit(CY_SPI_SCB_TYPE); /* De-Initialize the SCB if necessary (See Code
Listing 7) */
   /* Interrupt setting for SPI communication */
   Cy_SysInt_InitIRQ(&irq_cfg); /* (3) Set the parameters to interrupt structure*1 */
   Cy_SysInt_SetSystemIrqVector(irq_cfg.sysIntSrc, irqSCB); /* (4) Set the system interrupt
handler*1 (See Code Listing 3) */
   NVIC_EnableIRQ(irq_cfg.intIdx); /* (5) Interrupt Enable*1 */
```



```
/* Port Setting for SPI communication */ /* (6) Set the SPI port*2 */
   /* According to the HW environment to change SCB CH*/
   SPI_port_pin_cfg.driveMode = SCB_MISO_DRIVE_MODE; /* Change the driveMode and set the port
setting parameters */
   SPI_port_pin_cfg.hsiom = CY_SPI_SCB_MISO_MUX; /* Change the driveMode and set the port
setting parameters */
   Cy_GPI0_Pin_Init(CY_SPI_SCB_MIS0_PORT, CY_SPI_SCB_MIS0_PIN, &SPI_port_pin_cfg); /* Change
the driveMode and set the port setting parameters */
   SPI_port_pin_cfg.driveMode = SCB_MOSI_DRIVE_MODE; /* Change the driveMode and set the port
setting parameters */
   SPI_port_pin_cfg.hsiom = CY_SPI_SCB_MOSI_MUX; /* Change the driveMode and set the port
setting parameters */
   Cy_GPI0_Pin_Init(CY_SPI_SCB_MOSI_PORT, CY_SPI_SCB_MOSI_PIN, &SPI_port_pin_cfg); /* Change
the driveMode and set the port setting parameters */
   SPI_port_pin_cfg.driveMode = SCB_CLK_DRIVE_MODE; /* Change the driveMode and set the port
setting parameters */
   SPI_port_pin_cfg.hsiom = CY_SPI_SCB_CLK_MUX; /* Change the driveMode and set the port
setting parameters */
   Cy_GPI0_Pin_Init(CY_SPI_SCB_CLK_PORT,CY_SPI_SCB_CLK_PIN, &SPI_port_pin_cfg); /* Change the
driveMode and set the port setting parameters */
   SPI_port_pin_cfg.driveMode = SCB_SEL0_DRIVE_MODE; /* Change the driveMode and set the port
setting parameters */
   SPI_port_pin_cfg.hsiom = CY_SPI_SCB_SEL0_MUX; /* Change the driveMode and set the port
setting parameters */
   Cy_GPI0_Pin_Init(CY_SPI_SCB_SEL0_PORT, CY_SPI_SCB_SEL0_PIN, &SPI_port_pin_cfg); /* Change
the driveMode and set the port setting parameters */
1
   /* SCB initialization for SPI communication */
   Cy_SCB_SPI_Init(CY_SPI_SCB_TYPE, &SCB_SPI_cfg, NULL); /* (7) Initialize SCB for SPI
communication (See Code Listing 8) */
   Cy_SCB_SPI_SetActiveSlaveSelect(CY_SPI_SCB_TYPE, 0ul); /* Set the using cannel number (See
Code Listing 9) */
   Cy_SCB_SPI_Enable(CY_SPI_SCB_TYPE); /* (8) Enable SPI (See Code Listing 10) */
   /*
                                          */
          Write initial value to buffer
```



3 SPI setting procedure example

```
readData[0] = 0xAAAAul; /* If necessary, Initialize the buffer values */
readData[1] = 0xAAAAul;
SchedulerInit(); /* (9) Initialize the scheduler */
for(;;);
```

*1: For details, see the CPU interrupt handing sections in the architecture TRM.

*2: For details, see the I/O System sections in the architecture TRM.

Code Listing 2 lists the fractional clock divider function.

Code Listing 2 SetPeripheFracDiv24_5() function

Code Listing 3 demonstrates an example of the interrupt handler.



Code Listing 3 Interrupt handler example

```
void irqSCB(void)
{
   uint32_t status;
   status = Cy_SCB_SPI_GetRxFifoStatus(CY_SPI_SCB_TYPE); /* (10) Check the Interrupt is
Active (See Code Listing 11) */
    if(status & CY_SCB_SPI_RX_TRIGGER)
    {
        Cy_SCB_SPI_ReadArray(CY_SPI_SCB_TYPE, (void*)readData, 2ul); /* (11) Read the Received
SPI Data (See Code Listing 12) */
        Cy_SCB_SPI_ClearRxFifoStatus(CY_SPI_SCB_TYPE, CY_SCB_SPI_RX_TRIGGER); /* (12) Clear
the RX TRIGGER Interrupt Flag (See Code Listing 13) */
}
/* Master schedule handler */
static void SCB_TickHandler(void) /* Interrupt handler for TX */
   Cy_SCB_SPI_WriteArray(CY_SPI_SCB_TYPE,(void*)readData, 2ul); /* (13) Write and send the
Received SPI Data (See Code Listing 14) */
}
```

*1: For details, see the CPU interrupt handing sections in the architecture TRM.

Code Listing 4 to Code Listing 6 demonstrate an example program to configure CLK in the driver part. The following description will help you understand the register notation of the driver part of SDL:

- PERI->unCLOCK_CTL and unDIV is the PERI_CLOCK_CTLx register mentioned in the registers TRM.
- Performance improvement measuresFor register setting performance improvement, the SDL writes a complete 32-bit data to the register. Each bit field is generated in advance in a bit-writable buffer and written to the register as the final 32-bit data.

un_PERI_CLOCK_CTL_t tempCLOCK_CTL_RegValue;tempCLOCK_CTL_RegValue.u32Register = PERI->unCLOCK_CTL[ipBlock].u32Register;tempCLOCK_CTL_RegValue.stcField.u2TYPE_SEL = dividerType;tempCLOCK_CTL_RegValue.stcField.u8DIV_SEL = dividerNum;PERI->unCLOCK_CTL[ipBlock].u32Register = tempCLOCK_CTL_RegValue.u32Register;

• See *cy_sysclk.h* under *hdr/rev_x/ip* for more information on the union and structure representation of registers.



Code Listing 4 Cy_SysClk_PeriphAssignDivider() function

```
__STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphAssignDivider(en_clk_dst_t ipBlock,
cy_en_divider_types_t dividerType, uint32_t dividerNum)
{
    if(Cy_SysClk_CheckDividerExisting(dividerType, dividerNum) == CY_DIVIDER_NOT_EXISTING) /*
Check if configuration parameter values are valid */
    {
       return CY_SYSCLK_BAD_PARAM;
    }
   un_PERI_CLOCK_CTL_t tempCLOCK_CTL_RegValue;
   tempCLOCK_CTL_RegValue.u32Register = PERI->unCLOCK_CTL[ipBlock].u32Register;
   tempCLOCK CTL RegValue.stcField.u2TYPE SEL = dividerType;
   tempCLOCK_CTL_RegValue.stcField.u8DIV_SEL = dividerNum;
   PERI->unCLOCK_CTL[ipBlock].u32Register
                                           = tempCLOCK_CTL_RegValue.u32Register;
   return CY_SYSCLK_SUCCESS;
}
```



Code Listing 5 Cy_SysClk_PeriphSetFracDivider() function

```
STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphSetFracDivider(cy_en_divider_types_t
dividerType, uint32_t dividerNum, uint32_t dividerIntValue, uint32_t dividerFracValue)
{
    if(Cy_SysClk_CheckDividerExisting(dividerType, dividerNum) == CY_DIVIDER_NOT_EXISTING) /*
Check if configuration parameter values are valid */
    {
        return CY_SYSCLK_BAD_PARAM;
    }
    if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
        if ((dividerIntValue <= (PERI_DIV_16_5_CTL_INT16_DIV_Msk >>
PERI DIV 16 5 CTL INT16 DIV Pos)) &&
            (dividerFracValue <= (PERI_DIV_16_5_CTL_FRAC5_DIV_Msk >>
PERI_DIV_16_5_CTL_FRAC5_DIV_Pos)))
    if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
    {
        if ((dividerIntValue <= (PERI_DIV_16_5_CTL_INT16_DIV_Msk >>
PERI_DIV_16_5_CTL_INT16_DIV_Pos)) &&
            (dividerFracValue <= (PERI_DIV_16_5_CTL_FRAC5_DIV_Msk >>
PERI_DIV_16_5_CTL_FRAC5_DIV_Pos)))
        {
            PERI->unDIV_16_5_CTL[dividerNum].stcField.u16INT16_DIV = dividerIntValue;
            PERI->unDIV 16 5 CTL[dividerNum] stcField.u5FRAC5 DIV = dividerFracValue;
        }
        else
        {
            return CY_SYSCLK_BAD_PARAM;
        }
    }
    else if (dividerType == CY_SYSCLK_DIV_24_5_BIT) /* Check the dividerType */
    {
        if ((dividerIntValue <= (PERI_DIV_24_5_CTL_INT24_DIV_Msk >>
PERI DIV 24 5 CTL INT24 DIV Pos)) && (dividerFracValue <= (PERI DIV 24 5 CTL FRAC5 DIV Msk >>
PERI_DIV_24_5_CTL_FRAC5_DIV_Pos)))
        {
            PERI->unDIV 24 5 CTL[dividerNum] stcField.u24INT24 DIV = dividerIntValue; /*
Select INT24 DIV bits */
            PERI->unDIV_24_5_CTL[dividerNum].stcField.u5FRAC5_DIV = dividerFracValue; /*
Select FRAC5_DIV bits */
       }
        else
        {
            return CY_SYSCLK_BAD_PARAM;
        }
    }
    else
    { /* return bad parameter */
        return CY_SYSCLK_BAD_PARAM;
    }
```



3 SPI setting procedure example

}

```
return CY_SYSCLK_SUCCESS;
```

Code Listing 6 Cy_SysClk_PeriphEnableDivider() function

```
____STATIC_INLINE cy_en_sysclk_status_t Cy_SysClk_PeriphEnableDivider(cy_en_divider_types_t
dividerType, uint32_t dividerNum)
{
    if(Cy_SysClk_CheckDividerExisting(dividerType, dividerNum) == CY_DIVIDER_NOT_EXISTING) /*
Check if configuration parameter values are valid */
    {
        return CY_SYSCLK_BAD_PARAM;
    }
    /* specify the divider, make the reference = clk_peri, and enable the divider */
    un_PERI_DIV_CMD_t tempDIV_CMD_RegValue;
    tempDIV_CMD_RegValue.u32Register
                                               = PERI->unDIV_CMD.u32Register;
                                             = 1ul; /* Enable the Divider */
    tempDIV_CMD_RegValue.stcField.u1ENABLE
    tempDIV_CMD_RegValue.stcField.u2PA_TYPE_SEL = 3ul;
    tempDIV CMD RegValue.stcField.u8PA DIV SEL = 0xFFul;
    tempDIV_CMD_RegValue.stcField.u2TYPE_SEL = dividerType;
    tempDIV_CMD_RegValue.stcField.u8DIV_SEL = dividerNum;
    PERI->unDIV_CMD.u32Register
                                               = tempDIV_CMD_RegValue.u32Register;
    (void)PERI->unDIV CMD; /* dummy read to handle buffered writes */
    return CY_SYSCLK_SUCCESS;
}
```

Code Listing 7 to Code Listing 14 demonstrate an example program to configure the SCB in the driver part. The following description will help you understand the register notation of the driver part of SDL:



Code Listing 7 Cy_SCB_SPI_DeInit() function

```
void Cy_SCB_SPI_DeInit(volatile stc_SCB_t *base)
{
    /* SPI interface */
                                         = CY_SCB_CTRL_DEF_VAL; /* Set the unCTRL reg */
   base->unCTRL.u32Register
   base->unSPI_CTRL.u32Register
                                        = CY_SCB_SPI_CTRL_DEF_VAL; /* Set the unSPI_CTRL Reg
*/
    /* RX direction */
   base->unRX CTRL.u32Register
                                       = CY SCB RX CTRL DEF VAL; /* Set the unRX_CTRL Reg */
   base->unRX_FIF0_CTRL.u32Register
                                       = Oul; /* Set the unRX_FIFO_CTRL Reg to "0" */
    /* TX direction */
   base->unTX_CTRL.u32Register
                                         = CY_SCB_TX_CTRL_DEF_VAL; /* Set the unTX_CTRL Reg
*/
   base->unTX_FIF0_CTRL.u32Register
                                        = Oul; /* Set the unTX_FIFO_CTRL Reg to "O" */
    /* Disable all interrupt sources */
   base->unINTR_SPI_EC_MASK.u32Register = 0ul; /* Disable the all interrupt */
   base->unINTR_I2C_EC_MASK.u32Register = 0ul; /* Disable the all interrupt */
                                         = Oul; /* Disable the all interrupt */
   base->unINTR_RX_MASK.u32Register
                                        = Oul; /* Disable the all interrupt */
   base->unINTR TX MASK.u32Register
                                        = Oul; /* Disable the all interrupt */
   base->unINTR_M_MASK.u32Register
                                         = Oul; /* Disable the all interrupt */
   base->unINTR_S_MASK.u32Register
}
```



Code Listing 8 Cy_SCB_SPI_Init() function

```
cy_en_scb_spi_status_t Cy_SCB_SPI_Init(volatile stc_SCB_t *base, cy_stc_scb_spi_config_t const
*config, cy_stc_scb_spi_context_t *context)
{
    cy_en_scb_spi_status_t retStatus = CY_SCB_SPI_BAD_PARAM;
    un_SCB_CTRL_t
                    tscbCtrl
                                    = { 0ul };
    un SCB SPI CTRL t tscbSpiCtrl = { Oul };
    un_SCB_TX_CTRL_t tscbTxCtrl
                                    = { 0ul };
    un_SCB_RX_CTRL_t tscbRxCtrl
                                    = { 0ul };
    uint32 t
                    locSclkMode
                                   = 0ul;
    uint32_t
                    maxOfDataWidth = 0ul;
    if ((NULL != base) && (NULL != config)) /* Check if configuration parameter values are
valid */
    {
        /* Set SCLK mode for TI - CY_SCB_SPI_CPHA1_CPOL0, NS - CY_SCB_SPI_CPHA0_CPOL0, Motorola
- take from config */
        if(CY SCB SPI MOTOROLA == config->subMode)
        {
            locSclkMode = config->sclkMode;
        }
        else if(CY SCB SPI NATIONAL == config->subMode)
        {
            locSclkMode = CY SCB SPI CPHA0 CPOL0;
        }
        else
        {
            locSclkMode = CY SCB SPI CPHA1 CPOL0;
        }
        maxOfDataWidth = (config->rxDataWidth >= config->txDataWidth) ? config->rxDataWidth :
config->txDataWidth;
        if ( maxOfDataWidth <= CY_SCB_BYTE_WIDTH )</pre>
        {
            tscbCtrl.stcField.u2MEM WIDTH = CY SCB SPI MEM WIDTH BYTE;
        }
        else if ( maxOfDataWidth <= CY_SCB_HALFWORD_WIDTH )</pre>
        {
            tscbCtrl.stcField.u2MEM_WIDTH = CY_SCB_SPI_MEM_WIDTH_HALFWORD;
        else if ( maxOfDataWidth <= CY SCB WORD WIDTH )</pre>
        {
            tscbCtrl.stcField.u2MEM_WIDTH = CY_SCB_SPI_MEM_WIDTH_WORD;
        }
        else
        {
            return CY_SCB_SPI_BAD_PARAM;
        }
        if ( config->enableWakeFromSleep ) /* Set the SPI communication parameters */
        {
            tscbCtrl.stcField.u1EC AM MODE = true;
```



```
}
        else
        ſ
           tscbCtrl.stcField.u1EC_AM_MODE = false;
        }
        tscbCtrl.stcField.u40VS = (config->oversample - 1ul); /* Set the SPI communication
parameters */
        tscbCtrl.stcField.u2MODE = CY_SCB_CTRL_MODE_SPI; /* Set the SPI communication
parameters */
        base->unCTRL.u32Register = tscbCtrl.u32Register; /* Set the SPI communication
parameters */
        tscbSpiCtrl.stcField.u1SSEL_CONTINUOUS = ~(config->enableTransferSeperation); /* Set
the SPI communication parameters */
       tscbSpiCtrl.stcField.u1SELECT_PRECEDE = (0ul != (CY_SCB_SPI_TI_PRECEDE & config-
>subMode) ? 1ul : 0ul); /* Set the SPI communication parameters */
        tscbSpiCtrl.stcField.u1LATE_MISO_SAMPLE = config->enableMisoLateSample; /* Set the SPI
communication parameters */
        tscbSpiCtrl.stcField.u1SCLK_CONTINUOUS = config->enableFreeRunSclk; /* Set the SPI
communication parameters */
       tscbSpiCtrl.stcField.u1MASTER_MODE = ((CY_SCB_SPI_MASTER == config->spiMode) ? 1ul :
Oul); /* Set the SPI communication parameters */
        tscbSpiCtrl.stcField.u1CPHA = ((locSclkMode >> 1ul) & 0x01ul); /* Set the SPI
communication parameters */
        tscbSpiCtrl.stcField.u1CPOL = (locSclkMode & 0x01ul); /* Set the SPI communication
parameters */
        tscbSpiCtrl.stcField.u1SSEL_POLARITY0 = config->ssPolarity0; /* Set the SPI
communication parameters */
        tscbSpiCtrl.stcField.u1SSEL_POLARITY1 = config->ssPolarity1; /* Set the SPI
communication parameters */
       tscbSpiCtrl.stcField.u1SSEL_POLARITY2 = config->ssPolarity2; /* Set the SPI
communication parameters */
        tscbSpiCtrl.stcField.u1SSEL_POLARITY3 = config->ssPolarity3; /* Set the SPI
communication parameters */
        tscbSpiCtrl.stcField.u2MODE = config->subMode; /* Set the SPI communication parameters
*/
        base->unSPI CTRL.u32Register = tscbSpiCtrl.u32Register; /* Set the SPI communication
parameters */
        tscbRxCtrl.stcField.u1MSB_FIRST = config->enableMsbFirst; /* Set the SPI communication
parameters */
        tscbRxCtrl.stcField.u1MEDIAN = config->enableInputFilter; /* Set the SPI communication
parameters */
        tscbRxCtrl.stcField.u5DATA_WIDTH = (config->rxDataWidth - 1ul); /* Set the SPI
communication parameters */
        base->unRX_CTRL.u32Register = tscbRxCtrl.u32Register; /* Set the SPI communication
parameters */
        base->unRX FIFO CTRL.stcField.u8TRIGGER LEVEL = config->rxFifoTriggerLevel; /* Set the
SPI communication parameters */
1
        tscbTxCtrl.stcField.u1MSB_FIRST = config->enableMsbFirst; /* Set the SPI communication
parameters */
```



3 SPI setting procedure example

```
tscbTxCtrl.stcField.u5DATA_WIDTH = (config->txDataWidth - 1ul); /* Set the SPI
communication parameters */
        base->unTX_CTRL.u32Register = tscbTxCtrl.u32Register; /* Set the SPI communication
parameters */
        base->unTX FIFO CTRL.stcField.u8TRIGGER LEVEL = config->txFifoTriggerLevel; /* Set the
SPI communication parameters */
        /* Set up interrupt sources */
        base->unINTR_TX_MASK.u32Register = config->txFifoIntEnableMask; /* Set the SPI
interrupt */
        base->unINTR_RX_MASK.u32Register = config->rxFifoIntEnableMask; /* Set the SPI
interrupt */
        base->unINTR_M.stcField.u1SPI_DONE = config->enableSpiDoneInterrupt; /* Set the SPI
interrupt */
        base->unINTR_S.stcField.u1SPI_BUS_ERROR = config->enableSpiBusErrorInterrupt; /* Set
the SPI interrupt */
        base->unINTR SPI EC MASK.u32Register = Oul; /* Set the SPI interrupt */
        /* Initialize the context */
        if (NULL != context)
        {
           context->status
                              = Oul; /* Set the TX/RX Buffer */
           context->txBufIdx = Oul; /* Set the TX/RX Buffer */
           context->rxBufIdx = Oul; /* Set the TX/RX Buffer */
           context->cbEvents = NULL; /* Set the TX/RX Buffer */
        #if !defined(NDEBUG)
            /* Put an initialization key into the initKey variable to verify
            * context initialization in the transfer API.
           */
           context->initKey = CY_SCB_SPI_INIT_KEY;
        #endif /* !(NDEBUG) */
        }
        retStatus = CY_SCB_SPI_SUCCESS;
    }
   return (retStatus);
}
```

Code Listing 9 Cy_SCB_SPI_SetActiveSlaveSelect() function

```
__STATIC_INLINE void Cy_SCB_SPI_SetActiveSlaveSelect(volatile stc_SCB_t *base, uint32_t
slaveSelect)
{
    base->unSPI_CTRL.stcField.u2SSEL = slaveSelect; /* Set the slave mode */
}
```



Code Listing 10 Cy_SCB_SPI_Enable() function

```
__STATIC_INLINE void Cy_SCB_SPI_Enable(volatile stc_SCB_t *base)
{
    base->unCTRL.stcField.u1ENABLED = true; /* Set the slave mode */
}
```

Code Listing 11 Cy_SCB_SPI_GetRxFifoStatus() function

```
__STATIC_INLINE uint32_t Cy_SCB_SPI_GetRxFifoStatus(volatile stc_SCB_t const *base)
{
    return (Cy_SCB_GetRxInterruptStatus(base) & CY_SCB_SPI_RX_INTR); /* Read and check the Rx
Interrupt */
}
```

Code Listing 12 Cy_SCB_SPI_ReadArray() function

```
__STATIC_INLINE uint32_t Cy_SCB_SPI_ReadArray(volatile stc_SCB_t const *base, void *rxBuf,
uint32_t size)
{
    return Cy_SCB_ReadArray(base, rxBuf, size); /* Read the received data */
}
```

Code Listing 13 Cy_SCB_SPI_ClearRxFifoStatus() function

```
__STATIC_INLINE void Cy_SCB_SPI_ClearRxFifoStatus(volatile stc_SCB_t *base, uint32_t clearMask)
{
    Cy_SCB_ClearRxInterrupt(base, clearMask); /* Clear the Rx Interrupt Factor */
}
```

Code Listing 14 Cy_SCB_SPI_WriteArray() function

```
__STATIC_INLINE uint32_t Cy_SCB_SPI_WriteArray(volatile stc_SCB_t *base, void *txBuf, uint32_t
size)
{
    return Cy_SCB_WriteArray(base, txBuf, size); /* Write and send the Received SPI Data */
}
```

3.2 Slave mode

This example sets the Motorola SPI Slave mode so that the Master transmits two half-words of data to the Slave, and then the Slave receives two half-words of data from the Master.



3.2.1 Use case

- SCB mode = Motorola SPI Slave mode
- SCB channel = 1
- PCLK = 4 MHz
- Bit rate = 1 Mbps
- Tx/Rx data length = 16 bits
- Tx/Rx FIFO = Used (16-bit FIFO data elements)
- Tx/Rx interrupts = Enable
- Used ports
 - SCLK : SCB1_CLK (P18.2)
 - MOSI : SCB1_MOSI (P18.1) MOSI data is driven on a falling edge of SCLK.
 - MISO : SCB1_MISO (P18.0) SCLK period from a rising edge.
 - SELECT : SCB1_SEL0 (P18.3)

MISO data is captured on a falling edge of SCLK after half a SPI

Figure 4 shows the example of a connection between the SCB and another SPI device.



Figure 4 Example of SPI (Slave mode) communication connectionSPI slave mode operation

In SPI mode, SCLK, MOSI, MISO, and SELECT signals connect to another SPI Master device. In Slave mode, SCLK, MOSI, and SELECT are input ports, and MISO is the output port. SELECT indicates when valid data is transmitted from the SPI Master device or SPI Slave device.

Figure 5 shows the setting procedure and operation example for Slave mode.



3 SPI setting procedure example



Figure 5 SPI slave mode operation

(1) Configure the clock.

(2) Enable global interrupt (CPU interrupt enable). For details, see the CPU interrupt handing sections in the architecture TRM.

(3) Set the interrupt structure. For details, see the CPU interrupt handing sections in the architecture TRM.

(4) Set the system interrupt handler. For details, see the CPU interrupt handing sections in the architecture TRM.

(5) Enable the interrupt.

(6) Set the SPI port for Slave mode. SCLK, MOSI, and SELECT are output. MISO is input.

(7) Initialize the SCB for SPI communication.

(8) Enable SPI.

(9) When the SCB receives data, an Rx FIFO interrupt occurs.

(10) The software reads the received data from the Rx FIFO.

(11) Clear the Rx FIFO interrupt.

(12) When the SCB transmits data, an Tx FIFO interrupt occurs.

(13) The software writes and sends the received SPI data.

(14) Clear the Tx FIFO interrupt.



3.2.2 Configuration and example

Table 4 lists the parameters of the configuration part in SDL for SPI Slave mode.

Table 4 List of SPI Slave mode configuration parameters

Parameters	Description	Setting value
SOURCE_CLOCK_FRQ	Input divider clock frequency	8000000ul (80MHz)
SCB_SPI_BAUDRATE	SPI baud rate	125000ul
SCB_SPI_OVERSAMPLING	Oversampling for SPI	16ul
SCB_SPI_CLOCK_FREQ	Peripheral clock frequency	SCB_SPI_BAUDRATE*SCB_SPI_ OVERSAMPLING (125000*16 = 2 MHz)
DIVIDER_NO_1	Divider number	1ul
CY_SPI_SCB_PCLK	Peripheral clock number	PCLK_SCB0_CLOCK
CY_SPI_SCB_TYPE	SCB channel number	SCB0
SCB_SPI_cfg.spiMode	Ooperation mode	CY_SCB_SPI_SLAVE (0x0)
SCB_SPI_cfg.subMode	SPI operation sub mode	CY_SCB_SPI_MOTOROLA (0x0)
SCB_SPI_cfg.sclkMode	Clock polarity and phase	CY_SCB_SPI_CPHA0_CPOL0 (0x0)
SCB_SPI_cfg.oversample	Oversampling factor	SCB_SPI_OVERSAMPLING (16ul)
SCB_SPI_cfg.rxDataWidth	Rx data frame width	16ul
SCB_SPI_cfg.txDataWidth	Tx data frame width	16ul
SCB_SPI_cfg.enableMsbFirst	Least or most significant bit first	true (MSB)
SCB_SPI_cfg.enableFreeRunSclk	SCLK generated mode	false
SCB_SPI_cfg.enableInputFilter	Median filter	false
SCB_SPI_cfg.enableMisoLateSample	SCLK edge on which MISO is captured	true (determined by CPOL and CPHA)
SCB_SPI_cfg.enableTransferSeperatio	Continuous SPI data transfers	true (enable)
SCB_SPI_cfg.ssPolarity0	Polarity of SELECT 1	false ('0' active, used)
SCB_SPI_cfg.ssPolarity1	Polarity of SELECT 2	false ('0' active, unused)
SCB_SPI_cfg.ssPolarity2	Polarity of SELECT 3	false ('0' active, unused)
SCB_SPI_cfg.ssPolarity3	Polarity of SELECT 4	false ('0' active, unused)
SCB_SPI_cfg.enableWakeFromSleep	Slave selection detection logic	false
SCB_SPI_cfg.rxFifoTriggerLevel	Trigger level of Rx FIFO	1ul
SCB_SPI_cfg.rxFifoIntEnableMask	Interrupt of Rx FIFO	1ul
SCB_SPI_cfg.txFifoTriggerLevel	Trigger level of Tx FIFO	1ul
SCB_SPI_cfg.txFifoIntEnableMask	Interrupt of Tx FIFO	1ul
SCB_SPI_cfg.enableSpiDoneInterrupt	SPI master transfer done event	false
(table continues)		



Table 4 (continued) List of SPI Slave mode configuration parameters

Parameters	Description	Setting value
SCB_SPI_cfg.enableSpiBusErrorInterr	SPI slave deselected at an unexpected time in the SPI transfer	false
CY_SPI_SCB_MISO_PORT	I/O output port number	GPIO_PRT0
CY_SPI_SCB_MISO_PIN	I/O output pin number	Oul
CY_SPI_SCB_MISO_MUX	Peripheral connection	P0_0_SCB0_SPI_MISO (30ul)
CY_SPI_SCB_MOSI_PORT	I/O output port number	GPIO_PRT0
CY_SPI_SCB_MOSI_PIN	I/O output pin number	1ul
CY_SPI_SCB_MOSI_MUX	Peripheral connection	P0_1_SCB0_SPI_MOSI (30ul)
CY_SPI_SCB_CLK_PORT	I/O output port number	GPIO_PRT0
CY_SPI_SCB_CLK_PIN	I/O output pin number	2ul
CY_SPI_SCB_CLK_MUX	Peripheral connection	P0_2_SCB0_SPI_CLK
CY_SPI_SCB_SEL0_PORT	I/O output port number	GPIO_PRT0
CY_SPI_SCB_SEL0_PIN	I/O output pin number	3ul
CY_SPI_SCB_SEL0_MUX	Peripheral connection	P0_3_SCB0_SPI_SELECT0
SCB_MISO_DRIVE_MODE	DRIVE_MODE for MISO	CY_GPIO_DM_STRONG_IN_OFF (0x06)
SCB_MOSI_DRIVE_MODE	DRIVE_MODE for MOSI	CY_GPIO_DM_HIGHZ (0x08)
SCB_CLK_DRIVE_MODE	DRIVE_MODE for CLK	CY_GPIO_DM_HIGHZ (0x08)
SCB_SEL0_DRIVE_MODE	DRIVE_MODE for SEL0	CY_GPIO_DM_HIGHZ (0x08)
SPI_port_pin_cfg.outVal	Pin output state	Oul
SPI_port_pin_cfg.driveMode	GPIO drive mode	Oul
SPI_port_pin_cfg.hsiom	Connection for IO pin route	HSIOM_SEL_GPIO (0x0)
SPI_port_pin_cfg.intEdge	Edge which will trigger an IRQ	Oul
SPI_port_pin_cfg.intMask	Masks edge interrupt	Oul
SPI_port_pin_cfg.vtrip	Input buffer mode	Oul
SPI_port_pin_cfg.slewRate	Slew rate	Oul
SPI_port_pin_cfg.driveSel	GPIO drive strength	Oul
CY_SPI_SCB_IRQN	System interrupt index number	scb_0_interrupt_IRQn (IDX: 17)
irq_cfg.sysIntSrc	System interrupt index number	CY_SPI_SCB_IRQN
irq_cfg.intIdx	CPU interrupt number	CPUIntIdx3_IRQn
.isEnabled	CPU interrupt enable	true (enable)

Table 5 lists the SPI parameters of the driver part in the SDL.



Table 5List of functions

Functions	Description	Remarks
Cy_SCB_SPI_GetTxFifoStatus (volatile stc_SCB_t const *base)	Returns the current status of the Tx FIFO	*base: CY_SPI_SCB_TYPE
Cy_SCB_SPI_ClearTxFifoStatus (volatile stc_SCB_t *base, uint32_t clearMask)	Clears the selected statuses of the Tx FIFO	*base: CY_SPI_SCB_TYPE clearMask: CY_SCB_SPI_TX_TRIGGER

Code Listing 15 Example to configure SPI Slave mode in configuration part demonstrates an example to configure SPI master mode in the configuration part.

3 SPI setting procedure example

Code Listing 15 Example to configure SPI Slave mode in configuration part

```
/* Device Specific Settings */
                            SCB0 /* Define the SCB channel */
#define CY_SPI_SCB_TYPE
#define CY_SPI_SCB_MISO_PORT GPIO_PRT0 /* Define the port settings */
#define CY_SPI_SCB_MISO_PIN @ul /* Define the port settings */
#define CY SPI SCB MISO MUX P0 0 SCB0 SPI MISO /* Define the port settings */
#define CY_SPI_SCB_MOSI_PORT GPIO_PRT0 /* Define the port settings */
#define CY_SPI_SCB_MOSI_PIN 1ul /* Define the port settings */
#define CY SPI SCB MOSI MUX P0 1 SCB0 SPI MOSI /* Define the port settings */
#define CY_SPI_SCB_CLK_PORT GPI0_PRT0 /* Define the port settings */
#define CY_SPI_SCB_CLK_PIN 2ul /* Define the port settings */
#define CY SPI SCB CLK MUX P0 2 SCB0 SPI CLK /* Define the port settings */
#define CY_SPI_SCB_SEL0_PORT GPI0_PRT0 /* Define the port settings */
#define CY_SPI_SCB_SEL0_PIN 3ul /* Define the port settings */
#define CY_SPI_SCB_SEL0_MUX P0_3_SCB0_SPI_SELECT /* Define the port settings */
#define CY SPI SCB PCLK
                            PCLK SCB0 CLOCK /* Define the peripheral clock */
#define CY_SPI_SCB_IRQN
                            scb_0_interrupt_IRQn /* Define the System interrupt index number
*/
/* Slave Settings */
#define SCB_MISO_DRIVE_MODE CY_GPIO_DM_STRONG_IN_OFF /* Define the port settings */
#define SCB MOSI DRIVE MODE CY GPIO DM HIGHZ /* Define the port settings */
#define SCB_CLK_DRIVE_MODE CY_GPI0_DM_HIGHZ /* Define the port settings */
#define SCB_SEL0_DRIVE_MODE CY_GPI0_DM_HIGHZ /* Define the port settings */
/* User setting value */
#define SOURCE CLOCK FRQ 8000000ul /*Define the clock parameters */
                            125000ul /* Please set baudrate value of SPI you want */ /*Define
#define SCB SPI BAUDRATE
the clock parameters */
#define SCB_SPI_OVERSAMPLING 16ul
                                   /* Please set oversampling of SPI you want */ /*Define
the clock parameters */
#define SCB SPI CLOCK FREQ (SCB SPI BAUDRATE * SCB SPI OVERSAMPLING) /*Define the clock
parameters */
#define DIVIDER_NO_1 (1ul)
static cy stc gpio pin config t SPI port pin cfg = /* Configure the port setting parameters */
{
    .outVal = Oul,
                                /* Will be updated in runtime */
    .driveMode = 0ul,
             = HSIOM_SEL_GPIO, /* Will be updated in runtime */
    .hsiom
    .intEdge = Oul,
    .intMask = 0ul,
    .vtrip
              = 0ul.
    .slewRate = Oul,
```

nfineon



```
.driveSel = Oul,
};
static cy_stc_sysint_irq_t irq_cfg = /* Configure the interrupt structure parameters*1 */
{
    .sysIntSrc = CY_SPI_SCB_IRQN,
    .intIdx
               = CPUIntIdx3 IRQn,
    .isEnabled = true,
};
uint16_t readData[2];
uint16_t initialWriteData[4] = {0x1122u, 0x3344u, 0x5566u, 0x7788u};
#define SIZE OF INITIAL DATA (sizeof(initialWriteData)/sizeof(uint16 t))
static const cy_stc_scb_spi_config_t SCB_SPI_cfg = /* Configure the SCB parameters */
{
    .spiMode
                               = CY_SCB_SPI_SLAVE,
                                                         /*** Specifies the mode of
             ***/
operation
    .subMode
                               = CY SCB SPI MOTOROLA,
                                                         /*** Specifies the submode of SPI
             ***/
operation
    .sclkMode
                               = CY_SCB_SPI_CPHA0_CPOL0, /*** Clock is active low, data is
changed on first edge ***/
    .oversample
                               = SCB_SPI_OVERSAMPLING, /*** SPI_CLOCK divided by
SCB_SPI_OVERSAMPLING should be baudrate ***/
    .rxDataWidth
                               = 16ul,
                                                         /*** The width of RX data (valid
range 4-16). It must be the same as \ref txDataWidth except in National sub-mode. ***/
    .txDataWidth
                              = 16ul,
                                                         /*** The width of TX data (valid
range 4-16). It must be the same as \ref rxDataWidth except in National sub-mode. ***/
                                                         /*** Enables the hardware to shift
    .enableMsbFirst
                               = true,
out the data element MSB first, otherwise, LSB first ***/
                                                         /*** Enables the master to generate a
    .enableFreeRunSclk
                               = false,
continuous SCLK regardless of whether there is data to send ***/
                                                         /*** Enables a digital 3-tap median
    .enableInputFilter
                              = false,
filter to be applied to the input of the RX FIFO to filter glitches on the line. ***/
                                                         /*** Enables the master to sample
    .enableMisoLateSample
                            = true,
MISO line one half clock later to allow better timings. ***/
                                                         /*** Enables the master to transmit
    .enableTransferSeperation = true,
each data element separated by a de-assertion of the slave select line (only applicable for the
master mode) ***/
                                                         /*** SS0: active low ***/
    .ssPolarity0
                               = false,
                                                         /*** SS1: active low ***/
    .ssPolarity1
                               = false,
                                                         /*** SS2: active low ***/
    .ssPolarity2
                               = false,
    .ssPolarity3
                               = false,
                                                         /*** SS3: active low ***/
                                                         /*** When set, the slave will wake
    .enableWakeFromSleep
                               = false,
the device when the slave select line becomes active. Note that not all SCBs support this mode.
Consult the device datasheet to determine which SCBs support wake from deep sleep. ***/
    .rxFifoTriggerLevel
                                                         /*** Interrupt occurs, when there are
                               = 1ul,
more entries of 2 in the RX FIFO */
    .rxFifoIntEnableMask
                                                         /*** Bits set in this mask will allow
                               = 1ul.
events to cause an interrupt */
    .txFifoTriggerLevel
                               = 1ul,
                                                         /*** When there are fewer entries in
the TX FIFO, then at this level the TX trigger output goes high. This output can be connected
to a DMA channel through a trigger mux. Also, it controls the \ref CY_SCB_SPI_TX_TRIGGER
interrupt source. */
```



```
.txFifoIntEnableMask
                                                  /*** Bits set in this mask allow
                            = 1ul,
events to cause an interrupt */
                                                   /*** Bits set in this mask allow
   .masterSlaveIntEnableMask = Oul,
events to cause an interrupt */
   .enableSpiDoneInterrupt
                          = false,
    .enableSpiBusErrorInterrupt = false,
};
void SetPeripheFracDiv24_5(uint64_t targetFreq, uint64_t sourceFreq, uint8_t divNum) /* Create
the function to determine the divider division ratio */
{
   uint64_t temp = ((uint64_t)sourceFreq << 5ul);</pre>
   uint32_t divSetting;
   divSetting = (uint32_t)(temp / targetFreq); /* Calculates the division ration */
   Cy_SysClk_PeriphSetFracDivider(CY_SYSCLK_DIV_24_5_BIT, divNum,
                               (((divSetting >> 5ul) & 0x00000FFFul) - 1ul),
                               (divSetting & 0x0000001Ful)); /* Set the division ratio
(See Code Listing 5) */
}
int main(void)
{
   SystemInit();
   /****** Calculate divider setting for the SCB *******/ /* (1) Configure the clock */
   Cy_SysClk_PeriphAssignDivider(CY_SPI_SCB_PCLK, CY_SYSCLK_DIV_24_5_BIT, DIVIDER_N0_1);/*
Configure the Peripheral Clock (See Code Listing 4) */
   SetPeripheFracDiv24_5(SCB_SPI_CLOCK_FREQ, SOURCE_CLOCK_FRQ, DIVIDER_NO_1); /* Configure
the divider (See Code Listing 2) */
   Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_24_5_BIT, 1ul); /* Enable the divider (See
Code Listing 6) */
   __enable_irq(); /* Enable global interrupts. */ /* (2) Enable global interrupt*1 */
   De-initialization for peripherals
                                         */
   /*
   Cy_SCB_SPI_DeInit(CY_SPI_SCB_TYPE); /* De-Initialize the SCB if necessary (See Code
Listing 7) */
```



3 SPI setting procedure example

```
/* Interrupt setting for SPI communication */
   Cy_SysInt_InitIRQ(&irq_cfg); /* (3) Set the parameters to interrupt structure*1 */
   Cy_SysInt_SetSystemIrqVector(irq_cfg.sysIntSrc, irqSCB); /* (4) Set the system interrupt
handler*1 (See Code Listing 3) */
   NVIC_EnableIRQ(irq_cfg.intIdx); /* (5) Interrupt Enable*1 */
   /* Port Setting for SPI communication */ /* (6) Set the SPI port*2 */
   /* According to the HW environment to change SCB CH*/
   SPI_port_pin_cfg.driveMode = SCB_MISO_DRIVE_MODE; /* Change the driveMode and set the port
setting parameters */
   SPI_port_pin_cfg.hsiom = CY_SPI_SCB_MISO_MUX; /* Change the driveMode and set the port
setting parameters */
   Cy_GPIO_Pin_Init(CY_SPI_SCB_MISO_PORT, CY_SPI_SCB_MISO_PIN, &SPI_port_pin_cfg); /* Change
the driveMode and set the port setting parameters */
   SPI_port_pin_cfg.driveMode = SCB_MOSI_DRIVE_MODE; /* Change the driveMode and set the port
setting parameters */
   SPI_port_pin_cfg.hsiom = CY_SPI_SCB_MOSI_MUX; /* Change the driveMode and set the port
setting parameters */
   Cy_GPIO_Pin_Init(CY_SPI_SCB_MOSI_PORT, CY_SPI_SCB_MOSI_PIN, &SPI_port_pin_cfg); /* Change
the driveMode and set the port setting parameters */
   SPI port pin cfg.driveMode = SCB CLK DRIVE MODE; /* Change the driveMode and set the port
setting parameters */
   SPI_port_pin_cfg.hsiom = CY_SPI_SCB_CLK_MUX; /* Change the driveMode and set the port
setting parameters */
   Cy_GPIO_Pin_Init(CY_SPI_SCB_CLK_PORT,CY_SPI_SCB_CLK_PIN, &SPI_port_pin_cfg); /* Change the
driveMode and set the port setting parameters */
   SPI_port_pin_cfg.driveMode = SCB_SEL0_DRIVE_MODE; /* Change the driveMode and set the port
setting parameters */
   SPI port pin cfg.hsiom = CY SPI SCB SEL0 MUX; /* Change the driveMode and set the port
setting parameters */
   Cy_GPIO_Pin_Init(CY_SPI_SCB_SEL0_PORT, CY_SPI_SCB_SEL0_PIN, &SPI port pin cfg); /* Change
the driveMode and set the port setting parameters */
```



3 SPI setting procedure example

*1: For details, see the CPU interrupt handing sections in the architecture TRM.

*2: For details, see the I/O System sections in the architecture TRM.

Code Listing 16 Interrupt handler example

```
void irqSCB(void)
{
   uint32_t status;
    status = Cy_SCB_SPI_GetRxFifoStatus(CY_SPI_SCB_TYPE); /* (9) Check the Interrupt is Active
(See Code Listing 11) */
    if(status & CY SCB SPI RX TRIGGER)
    {
        /*** Read data from RX FIFO ***/
        Cy_SCB_SPI_ReadArray(CY_SPI_SCB_TYPE, (void*)readData, 2ul); /* (10) Read the Received
SPI Data (See Code Listing 12) */
        Cy_SCB_SPI_WriteArray(CY_SPI_SCB_TYPE, (void*)readData, 2ul);
        Cy_SCB_SPI_ClearRxFifoStatus(CY_SPI_SCB_TYPE, CY_SCB_SPI_RX_TRIGGER); /* (11) Clear
the RX TRIGGER Interrupt Flag (See Code Listing 13) */
    }
    status = Cy_SCB_SPI_GetTxFifoStatus(CY_SPI_SCB_TYPE); /* (12) Check the TX Interrupt is
Active (See Code Listing 17) */
    if(status & CY_SCB_SPI_TX_TRIGGER)
    {
        /*** Write back the data to TX FIFO ***/
        Cy_SCB_SPI_WriteArray(CY_SPI_SCB_TYPE, (void*)initialWriteData, SIZE OF INITIAL DATA);
/* (13) Write and send SPI Data (See Code Listing 14)
 */
        Cy_SCB_SPI_ClearTxFifoStatus(CY_SPI_SCB_TYPE, CY_SCB_SPI_TX_TRIGGER); /* (14) Clear
the TX TRIGGER interrupt flag (See Code Listing 18) */
   }
}
```

*1: For details, see the CPU interrupt handing sections in the architecture TRM.

Code Listing 17 and Code Listing 18 demonstrate an example program to configure the SCB in the driver part. The following description will help you understand the register notation of the driver part of SDL:



Code Listing 17 Cy_SCB_SPI_GetTxFifoStatus() function

```
__STATIC_INLINE uint32_t Cy_SCB_SPI_GetTxFifoStatus(volatile stc_SCB_t const *base)
{
    return (Cy_SCB_GetTxInterruptStatus(base) & CY_SCB_SPI_TX_INTR); /* Read and check the Tx
Interrupt */
}
```

Code Listing 18 Cy_SCB_SPI_ClearTxFifoStatus() function

```
__STATIC_INLINE void Cy_SCB_SPI_ClearTxFifoStatus(volatile stc_SCB_t *base, uint32_t clearMask)
{
    Cy_SCB_ClearTxInterrupt(base, clearMask); /* Clear the Tx Interrupt Factor */
}
```



4 UART setting procedure example

4 UART setting procedure example

This section shows an example of SPI using the sample driver library (SDL). The SCB supports SPI Master mode and SPI Slave mode with Motorola, Texas Instruments, and National Semiconductor protocols. See the architecture technical TRM for details of each protocol. The code snippets in this application note are part of SDL, and is based on the CYT2B7 series. See Other references for the SDL.

The SCB features standard UART and multi-processor mode, SmartCard (ISO7816) reader, IrDA, and LIN (Slave mode). See the architecture technical TRM for details of each protocol. In this section, the procedure to set standard UART is explained as an example.

4.1 UART mode

This sample shows the usage of the SCB in standard UART mode. In this use case, after the respective registers are configured, the SCB transmits one byte of data to another device, and waits for an Rx data from another device.

4.1.1 Use case

- SCB mode = Standard UART
- SCB channel = 3
- PCLK = 80 MHz
- Baud rate = 115,200 bps

[Baud rate setting]

The baud rate calculation formula is as follows:

Baud rate [bps] = Input clock [Hz] / OVS

OVS: SCB_CTRL.OVS + 1

For example, the following shows how to calculate a real UART baud rate from an ideal UART baud rate:

- CLK_PERI frequency = 40 [MHz]
- target UART baud rate(Bit rate) = 115,200 [bps]
- OVS = 16 [oversamples]

You can use the specified CLK_PERI frequency, target UART baud rate, and OVS for calculating the real baud rate.

First, the ideal input clock to SCB is calculated:

Ideal input clock = Target baud rate * OVS = 115,200 * 16 = 1,843,200 [Hz]

Next, the ideal value of the clock divider control register (DIV24.5) required can be calculated:

Ideal DIV24.5 = 40 [MHz] / 1,843,200 [Hz] = 21.7014

However, the DIV24.5 register has 24 bits for the integer part and limited 5 bits for the fraction part (based 1/32). Therefore, the real divider value and the real UART baud rate can be calculated as follows:

Real DIV24.5 = 21.6875 (integer: 21, fractional: 22/32)

Real UART baud rate = 40 [MHz] / 21. 6875 / 16 = 115,274 [bps]

For more details, see the architecture TRM.

- Data width = 8 bits
- Parity = None
- Stop bits = 1
- Flow control = None
- Tx/Rx FIFO = Used
- Rx interrupt = Disable


4 UART setting procedure example

- Used ports
 - Tx: SCB3_TX (P13.1)
 - Rx : SCB3_RX (P13.0)
- The MCU receives the data transmitted by the UART device. The MCU sends the received data as it is. The initial message and data sent by the MCU are displayed on the PC.

An example Tx-Rx connection between the SCB and the external UART device is shown in Figure 6. In this example, flow control signals RTS and CTS are not used.



Figure 6

Example of UART communication connection

Figure 7 shows the setting procedure and operation example for the UART.



Figure 7 UART operation

- (1) Set the UART port.
- (2) Initialize SCB for UART.
- (3) Enable the UART.
- (4) Configure the clock.
- (5) Read the data from Rx FIFO.
- (6) Write the data to Tx FIFO.

4.1.2 Configuration and example

Table 6 lists the parameters of the configuration part in the SDL for UART mode.



Table 6 List of UART mode configuration parameters			
Parameters	Description	Setting value	
UART_OVERSAMPLING	Oversampling for UART	8ul	
CY_USB_SCB_UART_PCLK	Peripheral clock number	PCLK_SCB3_CLOCK (17ul)	
g_stc_uart_config.uartMode	Submode of UART operation	CY_SCB_UART_STANDARD (0ul)	
g_stc_uart_config.oversample	Oversampling for UART	UART_OVERSAMPLING (8ul)	
g_stc_uart_config.dataWidth	Dataframe width	8ul	
g_stc_uart_config.enableMsbFirst	LSB first or MSB first	False (LSB)	
g_stc_uart_config.stopBits	Stop bit	CY_SCB_UART_STOP_BITS_1 (2ul)	
g_stc_uart_config.parity	Parity bit	CY_SCB_UART_PARITY_NONE (0ul)	
g_stc_uart_config.enableInputFilter	Median filter	False	
g_stc_uart_config.dropOnParityError	Behavior when a parity check fails	False	
g_stc_uart_config.dropOnFrameError	Behavior when an error is detected in a start or stop period	False	
g_stc_uart_config.enableMutliProces sorMode	Multi-processor mode	False (disable)	
g_stc_uart_config.receiverAddress	Slave device address	Oul	
g_stc_uart_config.receiverAddressMa sk	Slave device address mask	Oul	
g_stc_uart_config.acceptAddrInFifo	Received matching address is accepted in the RX FIFO	False (not accept)	
g_stc_uart_config.irdaInvertRx	Inverts incoming RX line signal	False	
g_stc_uart_config.smartCardRetryOnN ack	Data frame is retransmitted when a negative acknowledgement is received	False	
g_stc_uart_config.enableCts	Enable the use of CTS input signal by the UART transmitter	False	
g_stc_uart_config.ctsPolarity	Polarity of the CTS input signal	CY_SCB_UART_ACTIVE_LOW (0ul)	
g_stc_uart_config.rtsRxFifoLevel	Trigger level	Oul	
g_stc_uart_config.rtsPolarity	Polarity of the RTS output signal	CY_SCB_UART_ACTIVE_LOW (0ul)	
g_stc_uart_config.breakWidth	Break width	Oul	
g_stc_uart_config.rxFifoTriggerLeve l	Trigger level for Rx FIFO	Oul	
g_stc_uart_config.rxFifoIntEnableMa sk	Receiver interrupt mask	Oul	
<pre>g_stc_uart_config.txFifoTriggerLeve 1</pre>	Trigger level for Tx FIFO	Oul	
(table continues)			



Table 6 (continued) List of OAKT mode configuration parameters			
Parameters	Description	Setting value	
<pre>g_stc_uart_config.txFifoIntEnableMa sk</pre>	Transmitter interrupt mask	Oul	
CY_USB_SCB_TYPE	Using SCB channel number	SCB3	
<pre>stc_port_pin_cfg_uart.driveMode</pre>	GPIO drive mode	Rx: CY_GPIO_DM_HIGHZ (8ul) Tx: CY_GPIO_DM_STRONG_IN_OFF (6ul)	
 SPI_port_pin_cfg.hsiom	Specifies the connection for IO pin route	Rx: CY_USB_SCB_UART_RX_MUX (17ul) Tx: CY_USB_SCB_UART_TX_MUX (17ul)	
CY_USB_SCB_UART_RX_PORT	GPIO port number for Rx	GPIO_PRT13	
CY_USB_SCB_UART_RX_PIN	GPIO port pin for Rx	Oul	
CY_USB_SCB_UART_TX_PORT	GPIO port number for Tx	GPIO_PRT13	
CY_USB_SCB_UART_TX_PIN	GPIO port pin for Tx	1ul	

Table 6 (continued) List of UART mode configuration parameters

Table 7 lists the UART functions of the driver part in SDL.

Table 7List of functions

Functions	Description	Remarks
Cy_SCB_UART_GetNumInRxFifo (volatile stc_SCB_t const *base)	Returns the number of data elements in the UART Rx FIFO	*base: CY_USB_SCB_TYPE
Cy_SCB_UART_GetArray (volatile stc_SCB_t const *base, void *rxBuf, uint32_t size)	Reads an array of data out of the UART Rx FIFO	*base: CY_USB_SCB_TYPE *rxBuf: uart_in_data size: rx_num
Cy_SCB_UART_PutArray (volatile stc_SCB_t *base, void *txBuf, uint32_t size)	Places an array of data in the UART Tx FIFO	*base: CY_USB_SCB_TYPE *rxBuf: uart_in_data size: rx_num
Cy_SCB_UART_DeInit (volatile stc_SCB_t *base)	De-initializes the SCB block	*base: CY_USB_SCB_TYPE
Cy_SCB_UART_Init (volatile stc_SCB_t *base, cy_stc_scb_uart_config_t const *config, cy_stc_scb_uart_context_t *context)	Initializes the SCB for UART operation	*base: CY_USB_SCB_TYPE *config: g_stc_uart_config *context: g_stc_uart_context
Cy_SCB_UART_Enable (volatile stc_SCB_t *base)	Enables the SCB block for the UART operation	*base: CY_USB_SCB_TYPE

Code Listing 19 demonstrates an example to configure UART mode in the configuration part.



Code Listing 19 Example to configure UART mode in configuration part

```
/* Select UART Echo Type
                                                                       */
/* Use Low-Level API. Polling & Receive by 1 byte unit
                                                                       */
/* Local Definition */
#define UART_OVERSAMPLING (8ul)
/* Local Functions Declaration */
void UART_Initialization(uint32_t boadrate, uint32_t sourceFreq);
void Term_Printf(void *fmt, ...);
/* SCB - UART Configuration */
cy_stc_scb_uart_context_t g_stc_uart_context;
cy_stc_scb_uart_config_t g_stc_uart_config = /* Configure the UART parameters */
{
                              = CY_SCB_UART_STANDARD,
   .uartMode
   .oversample
                             = UART OVERSAMPLING,
   .dataWidth
                             = 8ul,
                           = false,
   .enableMsbFirst
   .stopBits
                            = CY_SCB_UART_STOP_BITS_1,
                            = CY SCB UART PARITY NONE,
   .parity
   .enableInputFilter
                            = false.
    .dropOnParityError
                             = false,
    .dropOnFrameError
                            = false,
    .enableMutliProcessorMode = false,
                             = 0ul,
    .receiverAddress
   .receiverAddressMask
                           = 0ul,
   .acceptAddrInFifo
                            = false,
                             = false,
    .irdaInvertRx
    .irdaEnableLowPowerReceiver = false,
   .smartCardRetryOnNack = false,
    .enableCts
                            = false,
                            = CY_SCB_UART_ACTIVE_LOW,
   .ctsPolarity
   .rtsRxFifoLevel
                            = 0ul,
                             = CY_SCB_UART_ACTIVE_LOW,
    .rtsPolarity
                             = 0ul,
    .breakWidth
    .rxFifoTriggerLevel
                            = 0ul,
    .rxFifoIntEnableMask
                            = 0ul,
    .txFifoTriggerLevel
                             = 0ul,
                            = 0ul
    .txFifoIntEnableMask
};
int main(void)
{
   SystemInit();
   /* UART Initialization */
                      boardrate, peri frequency
   11
   UART_Initialization( 115200ul, 8000000ul);
```



4 UART setting procedure example

```
/* Opening UART Comment */
    Term_Printf("\nUART TEST (driver ver=%d.%d)\n\r", CY SCB DRV VERSION MAJOR,
CY SCB DRV VERSION MINOR);
    Term_Printf("POLLING 1BYTE ECHO\n\r");
   for(;;)
    {
       uint32 t
                 rx num;
       /* Check Receive Data */
       rx_num = Cy_SCB_UART_GetNumInRxFifo(CY_USB_SCB_TYPE); /* Read the data from RX FIFO
STATUS (See Code Listing 20) */
       if (rx num != 0ul)
       {
           uint8_t uart_in_data[128];
           Cy_SCB_UART_GetArray(CY_USB_SCB_TYPE, uart_in_data, rx_num); /* (5) Read the data
from RX FIFO (See Code Listing 21) */
           Cy_SCB_UART_PutArray(CY_USB_SCB_TYPE, uart_in_data, rx_num); /* (6) Write the data
to TX FIFO (See Code Listing 22) */
       }
    }
}
void UART_Initialization(uint32_t boadrate, uint32_t sourceFreq)
{
    /* Port Configuration for UART */
   cy_stc_gpio_pin_config_t
                             stc_port_pin_cfg_uart = {0ul}; /* (1) Set the UART port */
    stc_port_pin_cfg_uart.driveMode = CY_GPIO_DM_HIGHZ; /* (1) Set the UART port */
    stc_port_pin_cfg_uart.hsiom = CY_USB_SCB_UART_RX_MUX; /* (1) Set the UART port */
   Cy_GPI0_Pin_Init(CY_USB_SCB_UART_RX_PORT, CY_USB_SCB_UART_RX_PIN, &stc_port_pin_cfg_uart);
/* (1) Set the UART port */
    stc_port_pin_cfg_uart.driveMode = CY_GPI0_DM_STRONG_IN_OFF; /* (1) Set the UART port */
    stc port pin cfg uart.hsiom = CY USB SCB UART TX MUX; /* (1) Set the UART port */
   Cy_GPIO_Pin_Init(CY_USB_SCB_UART_TX_PORT, CY_USB_SCB_UART_TX_PIN, &stc_port_pin_cfg_uart);
/* (1) Set the UART port */
    /* SCB-UART Initialization */
   Cy_SCB_UART_DeInit(CY_USB_SCB_TYPE); /* If necessary, stop the UART operation (See Code
Listing 23) */
   Cy_SCB_UART_Init(CY_USB_SCB_TYPE, &g_stc_uart_config, &g_stc_uart_context); /* (2)
Initialize SCB for UART (See Code Listing 24) */
   Cy_SCB_UART_Enable(CY_USB_SCB_TYPE); /* (3) Enable the UART (See Code Listing 25) */
```



4 UART setting procedure example

```
/* Clock Configuration for UART */ /* (4) Configure the clock */
    // Assign a programmable divider
   Cy_SysClk_PeriphAssignDivider(CY_USB_SCB_UART_PCLK, CY_SYSCLK_DIV_24_5_BIT, 0ul); /*
Configure the Peripheral Clock (See Code Listing 4) */
    // Set divider value
    {
        uint64 t targetFreq
                              = UART OVERSAMPLING * boadrate;
        uint64_t sourceFreq_fp5 = ((uint64_t)sourceFreq << 5ul);</pre>
        uint32_t divSetting_fp5 = (uint32_t)(sourceFreq_fp5 / targetFreq);
        Cy_SysClk_PeriphSetFracDivider(CY_SYSCLK_DIV_24_5_BIT, /* Configure the divider (See
Code Listing 5) */
                                       0u1.
                                       ((divSetting_fp5 & 0x1FFFFE0ul) >> 5ul),
                                       (divSetting_fp5 & 0x0000001Ful));
    }
   // Enable peripheral divider
   Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_24_5_BIT, 0ul);/* Enable the divider (See Code
Listing 6) */
}
void Term_Printf(void *fmt, ...)
{
   uint8_t uart_out_data[128];
   va_list arg;
    /* UART Print */
   va_start(arg, fmt);
   vsprintf((char*)&uart_out_data[0], (char*)fmt, arg);
   while (Cy_SCB_UART_IsTxComplete(CY_USB_SCB_TYPE) != true) {};
   Cy_SCB_UART_PutArray(CY_USB_SCB_TYPE, uart_out_data, strlen((char *)uart_out_data));
   va_end(arg);
}
```

*1: For details, refer to the I/O System sections in the architecture TRM.

Code Listing 20 to Code Listing 25 demonstrate example program to configure the SCB in the driver part. The following description will help you understand the register notation of the driver part of the SDL:

Code Listing 20 Cy_SCB_UART_GetNumInRxFifo() function

```
__STATIC_INLINE uint32_t Cy_SCB_UART_GetNumInRxFifo(volatile stc_SCB_t const *base)
{
    return Cy_SCB_GetNumInRxFifo(base); /* Read the data from RX FIFO STATUS */
}
```



Code Listing 21 Cy_SCB_UART_GetArray() function

```
__STATIC_INLINE uint32_t Cy_SCB_UART_GetArray(volatile stc_SCB_t const *base, void *rxBuf,
uint32_t size)
{
    return Cy_SCB_ReadArray(base, rxBuf, size); /* Read the data from RX FIFO */
}
```

Code Listing 22 Cy_SCB_UART_PutArray() function

```
__STATIC_INLINE uint32_t Cy_SCB_UART_PutArray(volatile stc_SCB_t *base, void *txBuf, uint32_t
size)
{
    return Cy_SCB_WriteArray(base, txBuf, size); /* Write the data to TX FIFO */
}
```



Code Listing 23 Cy_SCB_UART_DeInit() function

```
void Cy SCB UART DeInit(volatile stc SCB t *base)
{
    /* De-initialize the UART interface */ /* Set the default value to unCTRL and unUART_CTRL
Reg */
   base->unCTRL.u32Register
                               = CY_SCB_CTRL_DEF_VAL;
   base->unUART CTRL.u32Register = CY SCB UART CTRL DEF VAL;
    /* De-initialize the RX direction */ /* Set the default value to unUART_RX_CTRL,
unRX_CTRL, unRX_FIFO_CTRL, and unRX_MATCH Reg */
   base->unUART_RX_CTRL.u32Register = 0ul;
                                = CY_SCB_RX_CTRL_DEF_VAL;
   base->unRX_CTRL.u32Register
   base->unRX FIFO CTRL.u32Register = 0ul;
   base->unRX_MATCH.u32Register
                                   = 0ul;
    /* De-initialize the TX direction */ /* Set the default value to unUART_TX_CTRL,
unTX_CTRL, and unTX_FIFO_CTRL Reg */
    base->unUART_TX_CTRL.u32Register = 0ul;
   base->unTX_CTRL.u32Register
                                = CY_SCB_TX_CTRL_DEF_VAL;
   base->unTX_FIF0_CTRL.u32Register = 0ul;
    /* De-initialize the flow control */ /* Set the default value to unUART_FLOW_CTRL Reg */
   base->unUART_FLOW_CTRL.u32Register = 0ul;
    /* De-initialize the interrupt sources */ /* Set the default value to Reg for Interrupt */
   base->unINTR_SPI_EC_MASK.u32Register = 0ul;
   base->unINTR I2C EC MASK.u32Register = 0ul;
   base->unINTR_RX_MASK.u32Register
                                       = 0ul;
   base->unINTR_TX_MASK.u32Register
                                       = 0ul;
   base->unINTR_M_MASK.u32Register
                                        = 0ul;
   base->unINTR_S_MASK.u32Register
                                        = 0ul;
}
```



Code Listing 24 Cy_SCB_UART_Init() function

```
cy_en_scb_uart_status_t Cy_SCB_UART_Init(volatile stc_SCB_t *base, cy_stc_scb_uart_config_t
const *config, cy_stc_scb_uart_context_t *context)
{
    cy_en_scb_uart_status_t retStatus = CY_SCB_UART_BAD_PARAM;
    un_SCB_CTRL_t
                         temp_CTRL
                                            = { 0ul };
    un SCB UART CTRL t temp UART CTRL
                                            = { Oul };
    un_SCB_UART_RX_CTRL_t temp_UART_RX_CTRL = { @ul };
   un_SCB_RX_CTRL_t
                         temp_RX_CTRL
                                            = { 0ul };
   un_SCB_RX_MATCH_t
                          temp_RX_MATCH
                                             = { 0ul };
   un_SCB_UART_TX_CTRL_t temp_UART_TX_CTRL = { @ul };
   un_SCB_TX_CTRL_t
                          temp_TX_CTRL
                                             = { 0ul };
    un SCB RX FIFO CTRL t temp RX FIFO CTRL = { Oul };
   un_SCB_UART_FLOW_CTRL_t temp_UART_FLOW_CTRL = { Oul };
   un_SCB_TX_FIFO_CTRL_t temp_TX_FIFO_CTRL = { Oul };
   if ((NULL != base) && (NULL != config)) /* Check if configuration parameter values are
valid */
    {
       uint32_t ovs;
       if ((CY SCB UART IRDA == config->uartMode) && (!config->irdaEnableLowPowerReceiver))
        {
           /* For Normal IrDA mode oversampling is always zero */
           ovs = Oul;
}
       else
        {
           ovs = (config->oversample - 1ul);
        }
       /* Configure the UART interface */ /* Set the config value to unCTRL and unUART_CTRL
Reg */
       temp CTRL.stcField.u1ADDR ACCEPT = (config->acceptAddrInFifo ? 1ul : 0ul);
       temp_CTRL.stcField.u2MEM_WIDTH = 0ul;
       temp_CTRL.stcField.u40VS
                                       = ovs;
                                      = CY_SCB_CTRL_MODE_UART;
       temp_CTRL.stcField.u2MODE
       base->unCTRL.u32Register
                                      = temp_CTRL.u32Register;
       temp_UART_CTRL.stcField.u2MODE = config->uartMode;
       base->unUART_CTRL.u32Register = temp_UART_CTRL.u32Register;
       /* Configure the RX direction */ /* Set the config value to unUART_RX_CTRL, unRX_CTRL,
and unRX_MATCH Reg */
       temp_UART_RX_CTRL.stcField.u1POLARITY
                                                       = (config->irdaInvertRx ? 1ul : 0ul);
       temp_UART_RX_CTRL.stcField.u1MP_MODE
                                                        = (config->enableMutliProcessorMode ?
1ul : 0ul);
       temp_UART_RX_CTRL stcField.u1DROP_ON_PARITY_ERROR = (config->dropOnParityError ? 1ul :
0ul);
       temp_UART_RX_CTRL.stcField.u1DROP_ON_FRAME_ERROR = (config->dropOnFrameError ? 1ul :
0ul);
```



4 UART setting procedure example

```
temp_UART_RX_CTRL.stcField.u4BREAK_WIDTH
                                                         = (config->breakWidth - 1ul);
        temp UART RX CTRL.stcField.u3STOP BITS
                                                          = (config->stopBits - 1ul);
        temp_UART_RX_CTRL.stcField.u1PARITY
                                                          = (config->parity & 0x0000001ul);
        temp_UART_RX_CTRL.stcField.u1PARITY_ENABLED
                                                         = (config->parity & 0x0000002ul) >>
1;
        base->unUART_RX_CTRL.u32Register
                                                          = temp_UART_RX_CTRL.u32Register;
        temp_RX_CTRL.stcField.u1MSB_FIRST = (config->enableMsbFirst ? 1ul : 0ul);
        temp_RX_CTRL.stcField.u1MEDIAN = (config->enableInputFilter ? 1ul : 0ul);
        temp_RX_CTRL.stcField.u5DATA_WIDTH = (config->dataWidth - 1ul);
        base->unRX_CTRL.u32Register
                                          = temp_RX_CTRL.u32Register;
        temp_RX_MATCH.stcField.u8ADDR = config->receiverAddress;
        temp_RX_MATCH.stcField.u8MASK = config->receiverAddressMask;
        base->unRX_MATCH.u32Register = temp_RX_MATCH.u32Register;
        /* Configure the TX direction */ /* Set the config value to unUART_TX_CTRL, unTX_CTRL,
and unRX FIFO CTRL Reg */
        temp_UART_TX_CTRL.stcField.u1RETRY_ON_NACK = (config->smartCardRetryOnNack ? 1ul :
0ul);
       temp_UART_TX_CTRL.stcField.u3STOP_BITS = (config->stopBits - lul);
temp_UART_TX_CTRL.stcField.u1PARITY = (config->parity & 0x0000001ul);
        temp_UART_TX_CTRL.stcField.u1PARITY_ENABLED = (config->parity & 0x00000002ul) >> 1;
        base->unUART_TX_CTRL.u32Register
                                                   = temp_UART_TX_CTRL.u32Register;
        temp_TX_CTRL.stcField.u1MSB_FIRST = (config->enableMsbFirst ? 1ul : 0ul);
        temp_TX_CTRL.stcField.u5DATA_WIDTH = (config->dataWidth - 1ul);
        temp_TX_CTRL.stcField.u1OPEN_DRAIN = ((config->uartMode == CY_SCB_UART_SMARTCARD) ? 1ul
: 0ul);
        base->unTX_CTRL.u32Register
                                           = temp_TX_CTRL.u32Register;
        temp_RX_FIF0_CTRL.stcField.u8TRIGGER_LEVEL = config->rxFifoTriggerLevel;
        base->unRX_FIFO_CTRL.u32Register = temp_RX_FIFO_CTRL.u32Register;
        /* Configure the flow control */ /* Set the config value to unUART_FLOW_CTRL,
unTX_FIFO_CTRL Reg */
        temp_UART_FLOW_CTRL.stcField.u1CTS_ENABLED = (config->enableCts ? 1ul : 0ul);
        temp_UART_FLOW_CTRL.stcField.u1CTS_POLARITY = ((CY_SCB_UART_ACTIVE_HIGH == config-
>ctsPolarity) ? 1ul : 0ul);
        temp UART FLOW CTRL.stcField.u1RTS POLARITY = ((CY SCB UART ACTIVE HIGH == config-
>rtsPolarity) ? 1ul : 0ul);
        temp_UART_FLOW_CTRL.stcField.u8TRIGGER_LEVEL = config->rtsRxFifoLevel;
        base->unUART_FLOW_CTRL.u32Register
                                                    = temp_UART_FLOW_CTRL.u32Register;
        temp TX FIFO CTRL.stcField.u8TRIGGER LEVEL = config->txFifoTriggerLevel;
        base->unTX_FIFO_CTRL.u32Register = temp_TX_FIFO_CTRL.u32Register;
        /* Set up interrupt sources */ /* Set the config value to unINTR_TX_MASK and
```



4 UART setting procedure example

```
unINTR_RX_MASK Reg */
        base->unINTR TX MASK.u32Register = config->txFifoIntEnableMask;
        base->unINTR_RX_MASK.u32Register = config->rxFifoIntEnableMask;
        /* Initialize context */
        if (NULL != context)
        {
            context->rxStatus = @ul; /* Clear the context */
           context->txStatus = @ul; /* Clear the context */
           context->rxRingBuf = NULL; /* Clear the context */
           context->rxRingBufSize = Oul; /* Clear the context */
           context->rxBufIdx = Oul; /* Clear the context */
           context->txLeftToTransmit = Oul; /* Clear the context */
           context->cbEvents = NULL; /* Clear the context */
        #if !defined(NDEBUG)
           /* Put an initialization key into the initKey variable to verify
            * context initialization in the transfer API.
           */
           context->initKey = CY_SCB_UART_INIT_KEY;
        #endif /* !(NDEBUG) */
        }
        retStatus = CY_SCB_UART_SUCCESS;
    }
   return (retStatus);
}
```

Code Lisitng 25 Cy_SCB_UART_Enable() function

```
__STATIC_INLINE void Cy_SCB_UART_Enable(volatile stc_SCB_t *base)
{
    base->unCTRL.stcField.u1ENABLED = 1ul; /* Set the enable bit to "1" */
}
```



5 I²C setting procedure example

This section shows an example of the SPI using the sample driver library (SDL). The SCB supports SPI Master mode and SPI Slave mode with Motorola, Texas Instruments, and National Semiconductor protocols. See the architecture TRM for details of each protocol. The code snippets in this application note are part of SDL. This sample program shows for CYT2B7 series. See Other references for the SDL.

This example shows the usage of the SCB in I²C mode. The SCB supports Master mode, Slave mode, and multi-Master mode. See the architecture TRM for details of each protocol.

5.1 Master mode

In this example, the SCB is configured as an I²C master and writes one byte data to the slave (address = 0x08) and reads one byte data from the same slave. For simplicity, polling method is used in this example instead of interrupts for writing and reading data to/from FIFOs.

5.1.1 Use case

- SCB mode = I²C Master mode
- SCB channel = 0
- PCLK = 2 MHz
- Bit rate = 100 kbps

[Bit rate setting]

The bit rate setting is valid only in Master mode. The bit rate calculation formula is as follows:

Bit rate [bps] = Input clock [Hz] / (Low_phase_ovs + High_phase_ovs)

Low_phase_ovs:SCB_I2C_CTRL.LOW_PHASE_OVS+1

High_phase_ovs:SCB_I2C_CTRL.HIGH_PHASE_OVS+1

In this case, bit rate is calculated as follows:

Bit rate = Input clock [Hz] / (High_phase_ovs + Low_phase_ovs)

= PCLK(2MHz) / ((9+1) + (9+1)) = 100 [kbps]

For more details, see the architecture TRM.

- 7-bit Slave address = 0x8 (for another I2C device)
- MSb first
- Tx/Rx FIFO = Used
- Tx/Rx interrupt = Disabled
- Analog filter is enabled and digital filter = Disabled
- Used ports
 - SCL: SCB0_SCL (P1.0)
 - SDA : SCB0_SDA (P1.1)

Figure 8 shows the example of connection between the SCB and another I²C Slave device.



5 I²C setting procedure example



Figure 8 Example of I²C (Master mode) communication

Note: (*1) For V_{DDIO} value, see the datasheet (see Related documents).

In I²C Master mode, SCL and SDA signals are connected to another I²C Slave device. The Master device outputs the clock (SCL) to the Slave device. The data signal (SDA) is bidirectional. Both SCL and SDA are pulled up to V_{DDIO} via external pull up register.

Figure 9 shows setting procedure and operation example for I2C Master mode.



5 I²C setting procedure example



Figure 9 I²C Master mode operation

- **1.** Configure the clock.
- **2.** Configure the I²C port.
- **3.** Initialize SCB for I²C.
- **4.** Set the bit rate.
- 5. Enable I²C.
- **6.** I²C communication for example
 - **a.** Make sure Tx FIFO empty.
 - **b.** Send START and receive ACK/NACK.
 - **c.** Transmit 1-byte data.
 - d. Send STOP.



- e. Make sure Rx FIFO empty.
- **f.** Send START and receive ACK/NACK.
- g. Receive 1-byte data.
- h. Send NACK and stop.

5.1.2 Configuration and example

Configuration and example lists the parameters of the configuration part in SDL for I²C master mode.

 Table 8
 List of I²C Master mode configuration parameters

Parameters	Description	Setting value	
E_SOURCE_CLK_FREQ	Frequency of input divider clock	8000000ul (80MHz)	
E_I2C_INCLK_TARGET_FREQ	Frequency of peripheral clock	2000000ul (2MHz)	
E_I2C_DATARATE	Baudrate for I2C	100000ul	
USER_I2C_SCB_PCLK	Peripheral clock number	PCLK_SCB0_CLOCK	
DIVIDER_NO_1	Divider number	1ul	
E_I2C_SLAVE_ADDR	Slave device addres	8ul	
E_I2C_RECV_SIZE	Master buffer size	9ul	
USER_I2C_SCB_TYPE	SCB channel number	SCB0	
I2C_SDA_PORT	I/O port number	GPIO_PRT1	
I2C_SDA_PORT_PIN	I/O pin number	1ul	
I2C_SDA_PORT_MUX	Peripheral connection	P1_1_SCB0_I2C_SDA (14ul)	
I2C_SCL_PORT	I/O port number	GPIO_PRT1	
I2C_SCL_PORT_PIN	I/O pin number	Oul	
I2C_SCL_PORT_MUX	Peripheral connection	P1_0_SCB0_I2C_SCL (14ul)	
g_stc_i2c_config.i2cMode	I2C Master/Slave mode	CY_SCB_I2C_MASTER (2ul)	
g_stc_i2c_config.useRxFifo	Receiver FIFO control	true	
g_stc_i2c_config.useTxFifo	Transmitter FIFO control	true	
g_stc_i2c_config.slaveAddress	Slave device address	E_I2C_SLAVE_ADDR (8ul)	
g_stc_i2c_config.slaveAddressMask	Slave device address mask	E_I2C_SLAVE_ADDR (8ul)	
g_stc_i2c_config.acceptAddrInFifo	Received matching address	false	
g_stc_i2c_config.ackGeneralAddr	Received general call slave address	false	
g_stc_i2c_config.enableWakeFromSleep	Clocking for the address matching	false	
g_stc_i2c_master_config.slaveAddress	Slave device address	E_I2C_SLAVE_ADDR (8ul)	
g_stc_i2c_master_config.buffer	Pointer to the master buffer	Oul	
g_stc_i2c_master_config.bufferSize	Current master buffer size	Oul	
g_stc_i2c_master_config.xferPending	Stores how the master ends the transfer	false	

(table continues...)



Table 8(continued) List of I ² C Master mode configuration parameters			
Parameters	Description	Setting value Oul	
I2S_port_pin_cfg.outVal	Pin output state		
I2S_port_pin_cfg.driveMode	GPIO drive mode	Oul	
I2S_port_pin_cfg.hsiom	Connection for I/O pin route	HSIOM_SEL_GPIO (0x0)	
I2S_port_pin_cfg.intEdge	Edge which will trigger an IRQ	Oul	
I2S_port_pin_cfg.intMask	Masks edge interrupt	Oul	
I2S_port_pin_cfg.vtrip	Input buffer mode	Oul	
I2S_port_pin_cfg.slewRate	Slew rate	Oul	
I2S_port_pin_cfg.driveSel	GPIO drive strength	Oul	
USER_I2C_SCB_IRQN	System interrupt index number	scb_0_interrupt_IRQn	
irq_cfg.sysIntSrc	System interrupt index number	USER_I2C_SCB_IRQN (IDX: 17)	
irq_cfg.intIdx	CPU interrupt number	CPUIntIdx3_IRQn	
irq_cfgisEnabled	CPU interrupt enable	true (enable)	

Table 9 lists the I2C parameters of the driver part in the SDL.

Table 9List of functions

Functions	Description	Remarks
void Cy_SCB_I2C_DeInit (volatile stc_SCB_t *base)	De-initializes the SCB block	*base: USER_I2C_SCB_TYPE
<pre>Cy_SCB_I2C_Init (volatile stc_SCB_t *base, cy_stc_scb_i2c_config_t const *config, cy_stc_scb_i2c_context_t *context)</pre>	Initializes the SCB for the I2C operation	*base: USER_I2C_SCB_TYPE *config: g_stc_i2c_config *context: g_stc_i2c_context
Cy_SCB_I2C_SetDataRate (volatile stc_SCB_t *base, uint32_t dataRateHz, uint32_t scbClockHz)	Configures the SCB to work at the desired data rate	*base: USER_I2C_SCB_TYPE dataRateHz: E_I2C_INCLK_TARGET_FREQ scbClockHz: E_I2C_INCLK_TARGET_FREQ
Cy_SCB_I2C_Enable (volatile stc_SCB_t *base)	Enables the SCB block for the I2C operation	*base: USER_I2C_SCB_TYPE
Cy_SCB_GetNumInTxFifo (volatile stc_SCB_t const *base)	Returns the number of data elements currently in the Tx FIFO	*base: USER_I2C_SCB_TYPE
Cy_SCB_I2C_MasterSendStart (volatile stc_SCB_t *base, uint32_t address, uint32_t bitRnW, uint32_t timeoutMs, cy_stc_scb_i2c_context_t *context)	Generates a start condition and sends a slave address with the Read/Write bit	*base: USER_I2C_SCB_TYPE address: E_I2C_SLAVE_ADDR bitRnW: CY_SCB_I2C_WRITE_XFER timeoutMs: 2000ul *context: g_stc_i2c_context)

(table continues...)



Table 9 (continued) List of functions		
Functions	Description	Remarks
Cy_SCB_I2C_MasterWriteByte (volatile stc_SCB_t *base, uint8_t theByte, uint32_t timeoutMs, cy_stc_scb_i2c_context_t *context)	Sends one byte to a slave	*base: USER_I2C_SCB_TYPE theByte: g_send_byte timeoutMs: 2000ul *context: g_stc_i2c_context)
Cy_SCB_I2C_MasterSendStop (volatile stc_SCB_t *base, uint32_t timeoutMs, cy_stc_scb_i2c_context_t *context)	Generates a Stop condition to complete the current transaction	*base: USER_I2C_SCB_TYPE timeoutMs: 2000ul *context: g_stc_i2c_context)
Cy_SCB_GetNumInRxFifo (volatile stc_SCB_t const *base)	Returns the number of data elements currently in the Rx FIFO	*base: USER_I2C_SCB_TYPE
Cy_SCB_I2C_MasterReadByte (volatile stc_SCB_t *base, guint32_t ackNack, uint8_t *byte, uint32_t timeoutMs, cy_stc_scb_i2c_context_t *context)	Reads one byte from a slave and generates an ACK or prepares to generate a NAK	*base: USER_I2C_SCB_TYPE ackNack: CY_SCB_I2C_NAK *byte: g_recv_byte timeoutMs: 2000ul *context: g_stc_i2c_context)

Code Listing 26 demonstrates an example to configure I²C master mode in the configuration part.



Code Listing 26 Example to configure I²C master mode in configuration part

```
/* I2C Master Mode Test
                                                      */
/*
                                                      */
/* Partner Address(Slave): 0x08 (E_I2C_SLAVE_ADDR)
                                                      */
#define USER_I2C_SCB_TYPE
                                SCB0 /* Define the SCB parameters */
#define USER I2C SCB PCLK
                              PCLK SCB0 CLOCK /* Define the SCB parameters */
                                scb_0_interrupt_IRQn /* Define the SCB parameters */
#define USER_I2C_SCB_IRQN
#define I2C SDA PORT GPIO PRT1 /* Define the port parameters */
#define I2C_SDA_PORT_PIN (1ul) /* Define the port parameters */
#define I2C_SDA_PORT_MUX P1_1_SCB0_I2C_SDA /* Define the port parameters */
#define I2C_SCL_PORT
                        GPIO_PRT1 /* Define the port parameters */
#define I2C_SCL_PORT_PIN (Oul) /* Define the port parameters */
#define I2C_SCL_PORT_MUX P1_0_SCB0_I2C_SCL /* Define the port parameters */
#define DIVIDER NO 1 (1ul)
/* Select Frequency */
#define E_SOURCE_CLK_FREQ
                              (80000000ul) /* Define the clock parameters */
#define E_I2C_INCLK_TARGET_FREQ (2000000ul) /* Define the clock parameters */
                               (100000ul) /* Define the clock parameters */
#define E I2C DATARATE
#define E_I2C_SLAVE_ADDR
                                8ul
#define E I2C RECV SIZE
                                9ul
static cy_stc_gpio_pin_config_t I2S_port_pin_cfg = /* Configure the port parameters */
{
    .outVal = 0ul,
                                 /* Will be updated in runtime */
    .driveMode = <mark>0</mark>ul,
             = HSIOM SEL GPIO, /* Will be updated in runtime */
    hsiom
    .intEdge = Oul,
    .intMask = 0ul,
    .vtrip
              = 0ul,
    .slewRate = Oul,
    .driveSel = Oul,
};
/* SCB - I2C Configuration */
static cy stc scb i2c context t g stc i2c context;
static const cy_stc_scb_i2c_config_t g_stc_i2c_config =
{
                         = CY_SCB_I2C_MASTER, /* Configure the I<sup>2</sup>C parameters */
    .i2cMode
                        = true, /* Configure the I<sup>2</sup>C parameters */
    .useRxFifo
    .useTxFifo
                        = true, /* Configure the I<sup>2</sup>C parameters */
    .slaveAddress
                        = E I2C SLAVE ADDR, /* Configure the I<sup>2</sup>C parameters */
    .slaveAddressMask = E_I2C_SLAVE_ADDR, /* Configure the I<sup>2</sup>C parameters */
    .acceptAddrInFifo = false, /* Configure the I<sup>2</sup>C parameters */
```



5 I²C setting procedure example

```
.ackGeneralAddr = false, /* Configure the I<sup>2</sup>C parameters */
    .enableWakeFromSleep = false /* Configure the I<sup>2</sup>C parameters */
};
static cy_stc_scb_i2c_master_xfer_config_t g_stc_i2c_master_config = /* Configure the I<sup>2</sup>C
parameters */
{
    .slaveAddress = E I2C SLAVE ADDR, /* Configure the I<sup>2</sup>C parameters */
               = Oul, /* Configure the I<sup>2</sup>C parameters */
    .buffer
    .bufferSize = Oul, /* Configure the I<sup>2</sup>C parameters */
    .xferPending = false /* Configure the I<sup>2</sup>C parameters */
};
void SetPeripheFracDiv24_5(uint64_t targetFreq, uint64_t sourceFreq, uint8_t divNum) /* Create
the function to determine the divider division ratio */
{
    uint64_t temp = ((uint64_t)sourceFreq << 5ul);</pre>
    uint32_t divSetting;
    divSetting = (uint32_t)(temp / targetFreq); /* Calculate the division ratio */
    Cy_SysClk_PeriphSetFracDivider(CY_SYSCLK_DIV_24_5_BIT, divNum, /* Set the division ratio */
                                   (((divSetting >> 5ul) & 0x00000FFFul) - 1ul),
                                    (divSetting & 0x0000001Ful));
}
void Scb_I2C_Master_LowLevelAPI_Test(void)
{
    /*-----*/
    /* I2C Master Byte Write */
    /*-----*/
    /* Make sure TX FIFO empty */
    while(Cy_SCB_GetNumInTxFifo(USER I2C SCB TYPE) != 0ul); /* (6-1) Make sure TX FIFO empty
(See Code Listing 31) */
    /* Send START and Receive ACK/NACK */
    CY_ASSERT(Cy_SCB_I2C_MasterSendStart(USER_I2C_SCB_TYPE, E_I2C_SLAVE_ADDR,
CY_SCB_I2C_WRITE_XFER, 2000ul, &g_stc_i2c_context) == CY_SCB_I2C_SUCCESS); /* (6-2) Send START
and Receive ACK/NACK (See Code Listing 32) */
    /* Transmit One Byte Data */
    static uint8 t g send byte = 0xF1ul;
    CY_ASSERT(Cy_SCB_I2C_MasterWriteByte(USER_I2C_SCB_TYPE, g_send_byte, 2000ul,
&g_stc_i2c_context) == CY_SCB_I2C_SUCCESS); /* (6-3) Transmit One Byte Data (See Code Listing)
33) */
    /* Send STOP */
```



5 I²C setting procedure example

```
CY_ASSERT(Cy_SCB_I2C_MasterSendWriteStop(USER_I2C_SCB_TYPE, 2000ul, &g_stc_i2c_context) ==
CY SCB I2C SUCCESS); /* (6-4) Send STOP (See Code Listing 34) */
   /*-----*/
   /* I2C Master Byte Read */
   /*-----*/
   /* Make sure RX FIFO empty */
   while(Cy_SCB_GetNumInRxFifo(USER_I2C_SCB_TYPE) != 0ul); /* (6-5) Make sure RX FIFO empty
(See Code Listing 35) */
   /* Send START and Receive ACK/NACK */
   CY_ASSERT(Cy_SCB_I2C_MasterSendStart(USER_I2C_SCB_TYPE, E_I2C_SLAVE_ADDR,
CY_SCB_I2C_READ_XFER, 2000ul, &g_stc_i2c_context) == CY_SCB_I2C_SUCCESS); /* (6-6) Send START
and Receive ACK/NACK (See Code Listing 32) */
   /* Receive One Byte Data */
   static uint8_t g_recv_byte = 0x00ul;
   CY_ASSERT(Cy_SCB_I2C_MasterReadByte(USER_I2C_SCB_TYPE, CY_SCB_I2C_NAK, &g_recv_byte,
2000ul, &g_stc_i2c_context) == CY_SCB_I2C_SUCCESS); /* (6-7) Receive One Byte Data (See Code
Listing 36) */
}
   /* Send NACK (and stop) */
   CY_ASSERT(Cy_SCB_I2C_MasterSendReadStop(USER_I2C_SCB_TYPE, 2000ul, &g_stc_i2c_context) ==
CY_SCB_I2C_SUCCESS); /* (6-8) Send NACK and stop (See Code Listing 34) */
}
int main(void)
{
   SystemInit();
   /*-----*/
   /* Clock Configuration */ /* (1) Configure the clock */
   /*-----*/
   Cy_SysClk_PeriphAssignDivider(USER_I2C_SCB_PCLK, CY_SYSCLK_DIV_24_5_BIT, DIVIDER_N0_1); /*
Configure the Peripheral Clock (See Code Listing 4) */
   SetPeripheFracDiv24_5(E_I2C_INCLK_TARGET_FREQ, E_SOURCE_CLK_FREQ, DIVIDER_NO_1); /*
Configure the divider (See Code Listing 2) */
   Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV 24 5 BIT, DIVIDER NO 1); /* Enable the divider
(See Code Listing 6) */
   /*-----*/
   /* Port Configuration */
```



5 I²C setting procedure example

```
/*----*/
    I2S_port_pin_cfg.driveMode = CY_GPI0_DM_0D_DRIVESLOW; /* (2) Configure the I<sup>2</sup>C port */
    I2S_port_pin_cfg.hsiom = I2C_SDA_PORT_MUX; /* (2) Configure the I<sup>2</sup>C port */
    Cy_GPIO_Pin_Init(I2C_SDA_PORT, I2C_SDA_PORT_PIN, &I2S_port_pin_cfg); /* (2) Configure the
I<sup>2</sup>C port */
    I2S_port_pin_cfg.driveMode = CY_GPIO_DM_OD_DRIVESLOW; /* (2) Configure the I<sup>2</sup>C port */
    I2S_port_pin_cfg.hsiom = I2C_SCL_PORT_MUX; /* (2) Configure the I<sup>2</sup>C port */
    Cy_GPI0_Pin_Init(I2C_SCL_PORT, I2C_SCL_PORT_PIN, &I2S_port_pin_cfg); /* (2) Configure the
I<sup>2</sup>C port */
    /*-----*/
    /* Initialize & Enable I2C */
    /*-----*/
    Cy_SCB_I2C_DeInit(USER_I2C_SCB_TYPE); /* If necessary, stop the I2C operation (See Code
Listing 27) */
    Cy_SCB_I2C_Init(USER_I2C_SCB_TYPE, &g_stc_i2c_config, &g_stc_i2c_context); /* (3)
Initialize SCB for I2C (See Code Listing 28) */
    Cy_SCB_I2C_SetDataRate(USER_I2C_SCB_TYPE, E_I2C_DATARATE, E_I2C_INCLK_TARGET_FREQ); /* (4)
Set the Bit Rate (See Code Listing 29) */
    Cy_SCB_I2C_Enable(USER_I2C_SCB_TYPE); /* (5) Enable I<sup>2</sup>C (See Code Listing 30) */
    /* I2C Master Mode Test */
    Scb_I2C_Master_LowLevelAPI_Test(); /* (6) I<sup>2</sup>C Communication */
    for(;;);
}
```

*1: For details, refer to the I/O System sections in the architecture TRM.

Code Listing 27 to Code Listing 36 demonstrate example program to configure SCB in the driver part. The following description will help you understand the register notation of the driver part of the SDL:



Code Listing 27 Cy_SCB_I2C_DeInit() function

<pre>void Cy_SCB_I2C_DeInit(volatile stc_SCB_t *base) {</pre>			
/* Returns block registers into the	defaul	lt state */	
<pre>base->unCTRL.u32Register</pre>	= CY_	_SCB_CTRL_DEF_VAL; /* Set the default value to	
I2C_CTRL Reg */			
<pre>base->unI2C_CTRL.u32Register</pre>	= CY_	_SCB_I2C_CTRL_DEF_VAL; /* Set the default value	
to I2C_CTRL Reg */	<u> </u>		
base->unl2C_CFG.u32Register	= CY_	_SCB_12C_CFG_DEF_VAL; /* Set the default value to	
IZC_CFG Reg 7			
base->unRX CTRL.u32Register	= CY	SCB RX CTRL DEF VAL; /* Set the default value to	
RX related Reg */	_		
<pre>base->unRX_FIFO_CTRL.u32Register</pre>	= 0 ul	l; /* Set the default value to RX related Reg */	
<pre>base->unRX_MATCH.u32Register</pre>	= 0 ul	l; /* Set the default value to RX related Reg */	
base->unTX_CTRL.u32Register	= CY_	_SCB_TX_CTRL_DEF_VAL; /* Set the de+ault value to	
has a suprise of the second se	- 011	. /* Set the default value to TV related Peg */	
base-vanix_i ii o_cike. aszkegister	- 001	1, / Set the default value to in related keg /	
base->unINTR_SPI_EC_MASK.u32Register	= 0 ul	l; /* Set the default value to interrupt related	
Reg */			
<pre>base->unINTR_I2C_EC_MASK.u32Register</pre>	= 0 ul	l; /* Set the default value to interrupt related	
Reg */	• •	The first state of the state of the first state of the st	
<pre>Dase->uniNTR_RX_MASK.u32Register Pog */</pre>	= 0 u1	1; /* Set the default value to interrupt related	
base->unINTR_TX_MASK_u32Register	= 0 u]	1: /* Set the default value to interrupt related	
Reg */	• • • •		
<pre>base->unINTR_M_MASK.u32Register</pre>	= 0 ul	l; /* Set the default value to interrupt related	
Reg */			
<pre>base->unINTR_S_MASK.u32Register</pre>	= 0 ul	l; /* Set the default value to interrupt related	
Reg */			
}			



Code Listing 28 Cy_SCB_I2C_Init() function

```
cy_en_scb_i2c_status_t Cy_SCB_I2C_Init(volatile stc_SCB_t *base, cy_stc_scb_i2c_config_t const
*config, cy_stc_scb_i2c_context_t *context)
{
    cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_BAD_PARAM; /* Check if configuration
parameter values are valid */
   un SCB CTRL t
                         temp CTRL
                                           = {0ul};
   un_SCB_I2C_CTRL_t temp_I2C_CTRL
un_SCB_RX_CTRL_t temp_RX_CTRL
                                           = {0ul};
                                           = {0ul};
   un_SCB_RX_MATCH_t temp_RX_MATCH
                                          = {0ul};
   un_SCB_TX_CTRL_t
                       temp_TX_CTRL
                                           = {0ul};
    if ((NULL != base) && (NULL != config) && (NULL != context))
    {
       /* Configure the I2C interface */ /* Init CTRL Reg */
       temp_CTRL.stcField.u1ADDR_ACCEPT = (config->acceptAddrInFifo ? 1ul : 0ul);
       temp_CTRL.stcField.u1EC_AM_MODE = (config->enableWakeFromSleep ? 1ul : 0ul);
       temp_CTRL.stcField.u2MEM_WIDTH = 0ul;
       temp CTRL.stcField.u2MODE
                                       = CY SCB CTRL MODE I2C;
       base->unCTRL.u32Register
                                      = temp_CTRL.u32Register; /* Init I2C_CTRL */
       temp I2C CTRL.stcField.u1S GENERAL IGNORE = (config->ackGeneralAddr ? 0ul : 1ul);
       temp_I2C_CTRL.stcField.u1SLAVE_MODE = (config->i2cMode & 0x0000001ul);
       temp_I2C_CTRL.stcField.u1MASTER_MODE = (config->i2cMode & 0x00000002ul) >> 1ul;
       base->unI2C_CTRL.u32Register
                                                = temp_I2C_CTRL.u32Register;
       /* Configure the RX direction */
       temp_RX_CTRL.stcField.u5DATA_WIDTH = CY_SCB_I2C_DATA_WIDTH;
       temp_RX_CTRL.stcField.u1MSB_FIRST = 1ul;
       base->unRX_CTRL.u32Register = temp_RX_CTRL.u32Register; /* Init RX_CTRL Reg */
       base->unRX FIFO CTRL.u32Register = (config->useRxFifo ? (CY SCB I2C FIFO SIZE - 1ul)
: 0ul);
       /* Set the default address and mask */
       temp_RX_MATCH.stcField.u8ADDR = ((uint32_t) config->slaveAddress << 1ul);</pre>
       temp_RX_MATCH.stcField.u8MASK = ((uint32_t) config->slaveAddressMask << 1ul);</pre>
       base->unRX_MATCH.u32Register = temp_RX_MATCH.u32Register; /* Init RX_MATCH Reg */
       /* Configure the TX direction */
       temp_TX_CTRL.stcField.u5DATA_WIDTH = CY_SCB_I2C_DATA_WIDTH;
       temp TX CTRL.stcField.u1MSB FIRST = 1ul;
       temp_TX_CTRL.stcField.u10PEN_DRAIN = 1ul;
       base->unTX_CTRL.u32Register = temp_TX_CTRL.u32Register; /* Init TX_CTRL Reg */
       base->unTX_FIF0_CTRL.u32Register = (config->useTxFifo ? CY_SCB_I2C_HALF_FIF0_SIZE :
1ul); /* Init TX_FIFO Reg */
       /* Configure interrupt sources */ /* Init interrupt related Reg */
       base->unINTR SPI EC MASK.u32Register = 0ul;
```



5 I²C setting procedure example

```
base->unINTR_I2C_EC_MASK.u32Register = 0ul;
       base->unINTR_RX_MASK.u32Register = 0ul;
       base->unINTR_TX_MASK.u32Register
                                           = 0ul;
       base->unINTR_M_MASK.u32Register
                                           = 0ul;
       base->unINTR_S_MASK.u32Register = ((Oul != (CY_SCB_I2C_SLAVE & config->i2cMode)) ?
CY_SCB_I2C_SLAVE_INTR : 0ul);
       /* Initialize the context */
       context->useRxFifo = config->useRxFifo;
       context->useTxFifo = config->useTxFifo;
       context->state = CY_SCB_I2C_IDLE;
       /* Master-specific */
       context->masterStatus
                                 = 0ul;
       context->masterBufferIdx = @ul;
       /* Slave-specific */
       context->slaveStatus
                                  = 0ul;
       context->slaveRxBufferIdx = @ul;
       context->slaveRxBufferSize = @ul;
       context->slaveTxBufferIdx = @ul;
       context->slaveTxBufferSize = 0ul;
       /* Un-register callbacks */
       context->cbEvents = NULL;
       context->cbAddr = NULL;
       retStatus = CY_SCB_I2C_SUCCESS;
    }
   return (retStatus);
}
```



Code Listing 29 Cy_SCB_I2C_SetDataRate() function

```
uint32_t Cy_SCB_I2C_SetDataRate(volatile stc_SCB_t *base, uint32_t dataRateHz, uint32_t
scbClockHz)
{
    uint32_t actualDataRate = @ul;
    if ((base->unI2C CTRL.stcField.u1SLAVE MODE == 1ul) && (base-
>unI2C_CTRL.stcField.u1MASTER_MODE == @ul))
    {
        actualDataRate = Cy_SCB_I2C_GetDataRate(base, scbClockHz);
        /* Use an analog filter for the slave */
        base->unRX CTRL.stcField.u1MEDIAN = @ul;
        base->unI2C_CFG.u32Register
                                      = CY_SCB_I2C_ENABLE_ANALOG_FITLER;
    }
    else
    {
        if ((scbClockHz > 0u) && (dataRateHz > 0u))
        ſ
            uint32_t sclLow;
            uint32_t sclHigh;
            uint32 t lowPhase;
            uint32_t highPhase;
            /* Convert scb clock and data rate in kHz */
            uint32_t scbClockKHz = scbClockHz / 1000ul;
            uint32 t dataRateKHz = dataRateHz / 1000ul;
            /* Get period of the scb clock in ns */
            uint32_t period = 100000000ul / scbClockHz;
            /* Get duration of SCL low and high for the selected data rate */
            if (dataRateHz <= CY_SCB_I2C_STD_DATA_RATE)</pre>
            {
                sclLow = CY_SCB_I2C_MASTER_STD_SCL_LOW;
                sclHigh = CY_SCB_I2C_MASTER_STD_SCL_HIGH;
            }
            else if (dataRateHz <= CY_SCB_I2C_FST_DATA_RATE)</pre>
            {
                sclLow = CY SCB I2C MASTER FST SCL LOW;
                sclHigh = CY_SCB_I2C_MASTER_FST_SCL_HIGH;
            }
            else
            {
                sclLow = CY_SCB_I2C_MASTER_FSTP_SCL_LOW;
                sclHigh = CY_SCB_I2C_MASTER_FSTP_SCL_HIGH;
            }
            /* Get low phase minimum value in scb clocks */
            lowPhase = sclLow / period;
            while (((period * lowPhase) < sclLow) && (lowPhase < CY SCB I2C LOW PHASE MAX))</pre>
```



5 I²C setting procedure example

```
{
    ++lowPhase;
}
/* Get high phase minimum value in scb clocks */
highPhase = sclHigh / period;
while (((period * highPhase) < sclHigh) && (highPhase < CY_SCB_I2C_HIGH_PHASE_MAX))</pre>
{
    ++highPhase;
}
/* Get actual data rate */
actualDataRate = scbClockKHz / (lowPhase + highPhase);
uint32_t idx = 0ul;
while ((actualDataRate > dataRateKHz) &&
       ((lowPhase + highPhase) < CY_SCB_I2C_DUTY_CYCLE_MAX))</pre>
{
    /* Increase low and high phase to reach desired data rate */
    if (Oul != (idx & Ox1ul))
    {
        if (highPhase < CY_SCB_I2C_HIGH_PHASE_MAX)</pre>
        {
            highPhase++;
        }
    }
    else
    {
        if (lowPhase < CY_SCB_I2C_LOW_PHASE_MAX)</pre>
        {
            lowPhase++;
        }
    }
    idx++;
    /* Update actual data rate */
    actualDataRate = scbClockKHz / (lowPhase + highPhase);
}
/* Set filter configuration based on actual data rate */
if (actualDataRate > CY_SCB_I2C_FST_DATA_RATE)
{
    /* Use a digital filter */ /* Decide to use the Median filter */
    base->unRX_CTRL.stcField.u1MEDIAN = 1ul;
    base->unI2C_CFG.u32Register = CY_SCB_I2C_DISABLE_ANALOG_FITLER;
}
else
{
    /* Use an analog filter */
    base->unRX_CTRL.stcField.u1MEDIAN = @ul;
    base->unI2C_CFG.u32Register
                                   = CY_SCB_I2C_ENABLE_ANALOG_FITLER;
}
```



5 I²C setting procedure example

```
/* Set phase low and high */
Cy_SCB_I2C_MasterSetLowPhaseDutyCycle (base, lowPhase);
Cy_SCB_I2C_MasterSetHighPhaseDutyCycle(base, highPhase);
/* Convert actual data rate in Hz */
actualDataRate = scbClockHz / (lowPhase + highPhase); /* Calculate the I2C Bit Rate
An example is shown below:
Bit rate = Input Clock [Hz] / (High_phase_ovs + Low_phase_ovs)
= PCLK(2MHz) / ((9+1) + (9+1)) = 100 [kbps] */
}
return (actualDataRate);
}
```

Code Listing 30 Cy_SCB_I2C_Enable() function

```
__STATIC_INLINE void Cy_SCB_I2C_Enable(volatile stc_SCB_t *base)
{
    base->unCTRL.stcField.u1ENABLED = 1ul; /* Set the enable bit to "1" */d
}
```

Code Listing 31 Cy_SCB_GetNumInTxFifo() function





Code Listing 32 Cy_SCB_I2C_MasterSendStart() function

```
cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendStart(volatile stc_SCB_t *base, uint32_t address,
                                    uint32_t bitRnW, uint32_t timeoutMs,
                                    cy_stc_scb_i2c_context_t *context)
{
    cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_MASTER_NOT_READY;
    un SCB I2C M CMD t temp I2C M CMD;
    /* Disable the I2C slave interrupt sources to protect the state */
    Cy_SCB_SetSlaveInterruptMask(base, CY_SCB_CLEAR_ALL_INTR_SRC);
   if (CY_SCB_I2C_IDLE == context->state)
    {
        uint32_t locStatus;
        /* Convert the timeout to microseconds */ /* Start the timer for status check */
        uint32_t timeout = (timeoutMs * 1000ul);
        /* Set the read or write direction */
        context->state = CY_SCB_I2C_MASTER_ADDR;
        context->masterRdDir = (CY_SCB_I2C_READ_XFER == bitRnW);
        /* Clean up the hardware before a transfer. Note RX FIFO is empty at here */ /* Clear
the status */
        Cy_SCB_ClearMasterInterrupt(base, CY_SCB_I2C_MASTER_INTR_ALL);
        Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_NOT_EMPTY);
        Cy_SCB_ClearTxFifo(base);
        /* Generate a Start and send address byte */
        Cy_SCB_WriteTxFifo(base, (_VAL2FLD(CY_SCB_I2C_ADDRESS, address) | bitRnW)); /* Send
the address to slave */
        temp_I2C_M_CMD.u32Register
                                                  = 0ul;
        temp_I2C_M_CMD.stcField.u1M_START_ON_IDLE = 1ul;
        base->unI2C_M_CMD.u32Register
                                                  = temp_I2C_M_CMD.u32Register;
        /* Wait for a completion event from the master or slave */ /* Check the status] */
        do
        {
            locStatus = ((CY_SCB_I2C_MASTER_TX_BYTE_DONE &
Cy_SCB_GetMasterInterruptStatus(base))
                         (CY_SCB_I2C_SLAVE_ADDR_DONE & Cy_SCB_GetSlaveInterruptStatus(base)));
            locStatus |= WaitOneUnit(&timeout);
        } while (Oul == locStatus);
        retStatus = HandleStatus(base, locStatus, context);
    }
```



5 I²C setting procedure example

```
/* Enable I2C slave interrupt sources */
Cy_SCB_SetSlaveInterruptMask(base, CY_SCB_I2C_SLAVE_INTR);
return (retStatus);
}
```

Code Listing 33 Cy_SCB_I2C_MasterWriteByte() function

```
cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterWriteByte(volatile stc_SCB_t *base, uint8_t theByte,
                                    uint32_t timeoutMs,
                                    cy_stc_scb_i2c_context_t *context)
{
    cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_MASTER_NOT_READY;
    if (CY_SCB_I2C_MASTER_TX == context->state)
    {
        uint32_t locStatus;
        /* Convert the timeout to microseconds */ /* Start the timer for status check */
        uint32 t timeout = (timeoutMs * 1000ul);
        /* Send the data byte */
        Cy_SCB_WriteTxFifo(base, (uint32_t) theByte); /* Transmit One Byte Data */
        /* Wait for a completion event from the master or slave */ /* Check the status */
        do
        {
            locStatus = (CY_SCB_I2C_MASTER_TX_BYTE_DONE &
Cy_SCB_GetMasterInterruptStatus(base));
            locStatus |= WaitOneUnit(&timeout);
        } while (Oul == locStatus);
        /* Convert the status from register plus timeout to the API status */
        retStatus = HandleStatus(base, locStatus, context);
    }
   return (retStatus);
}
```



Code Listing 34 Cy_SCB_I2C_MasterSendStop() function

```
cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendStop(volatile stc_SCB_t *base,uint32_t timeoutMs,
                                cy_stc_scb_i2c_context_t *context)
{
    cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_MASTER_NOT_READY;
   un_SCB_I2C_M_CMD_t temp_I2C_M_CMD;
    if (Oul != (CY_SCB_I2C_MASTER_ACTIVE & context->state))
    {
        uint32_t locStatus;
        /* Convert the timeout to microseconds */
        uint32 t timeout = (timeoutMs * 1000ul);
        /* Generate a stop (for Write direction) and NACK plus stop for the Read direction */
        temp_I2C_M_CMD.u32Register
                                        = 0ul;
        temp_I2C_M_CMD.stcField.u1M_STOP = 1ul;
        temp_I2C_M_CMD.stcField.u1M_NACK = 1ul;
        base->unI2C M CMD.u32Register
                                        = temp_I2C_M_CMD.u32Register;
        /* Wait for a completion event from the master or slave */
        do
        £
locStatus = (CY SCB I2C MASTER STOP DONE & Cy_SCB_GetMasterInterruptStatus(base));
            locStatus |= WaitOneUnit(&timeout);
        } while (Oul == locStatus);
        /* Convert the status from register plus timeout to the API status */
        retStatus = HandleStatus(base, locStatus, context);
    }
   return (retStatus);
}
cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendWriteStop(volatile stc_SCB_t *base,uint32_t
timeoutMs,
                                cy_stc_scb_i2c_context_t *context) /*
Cy_SCB_I2C_MasterSendWriteStop */
{
   cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_MASTER_NOT_READY;
   if (Oul != (CY_SCB_I2C_MASTER_ACTIVE & context->state))
    {
        uint32_t locStatus;
        /* Convert the timeout to microseconds */ /* Start the timer for status check */
        uint32_t timeout = (timeoutMs * 1000ul);
        /* Generate a stop for Write direction */
```



5 I²C setting procedure example

```
base->unI2C_M_CMD.stcField.u1M_STOP = 1ul; /* Send to stop to slave device */
        /* Wait for a completion event from the master or slave */ /* Check the status */
        do
        {
            locStatus = (CY_SCB_I2C_MASTER_STOP_DONE & Cy_SCB_GetMasterInterruptStatus(base));
            locStatus |= WaitOneUnit(&timeout);
        } while (Oul == locStatus);
        /* Convert the status from register plus timeout to the API status */
        retStatus = HandleStatus(base, locStatus, context);
    }
   return (retStatus);
}
cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendReadStop(volatile stc_SCB_t *base,uint32_t
timeoutMs,
                                cy_stc_scb_i2c_context_t *context)
{
    cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_MASTER_NOT_READY;
    if (Oul != (CY_SCB_I2C_MASTER_ACTIVE & context->state))
    {
        uint32_t locStatus;
        /* Convert the timeout to microseconds */
        uint32_t timeout = (timeoutMs * 1000ul);
        /* Generate a NACK plus for the Read direction */
        base->unI2C_M_CMD.stcField.u1M_NACK = 1ul;
        /* Wait for a completion event from the master or slave */
        Do
        {
            locStatus = (CY SCB I2C MASTER STOP DONE & Cy_SCB_GetMasterInterruptStatus(base));
            locStatus |= WaitOneUnit(&timeout);
        } while (Oul == locStatus);
        /* Convert the status from register plus timeout to the API status */
        retStatus = HandleStatus(base, locStatus, context);
    }
   return (retStatus);
}
```



Code Listing 35 Cy_SCB_GetNumInRxFifo() function

```
__STATIC_INLINE uint32_t Cy_SCB_GetNumInRxFifo(volatile stc_SCB_t const *base)
{
    return (base->unRX_FIF0_STATUS.stcField.u9USED); /* Make sure RX FIF0 empty */
}
```



Code Listing 36 Cy_SCB_I2C_MasterReadByte() function

```
cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterReadByte(volatile stc_SCB_t *base, uint32_t ackNack,
                                uint8_t *byte, uint32_t timeoutMs,
                                cy_stc_scb_i2c_context_t *context)
{
    cy_en_scb_i2c_status_t retStatus = CY_SCB_I2C_MASTER_NOT_READY;
    un_SCB_I2C_M_CMD_t temp_I2C_M_CMD;
    if (CY_SCB_I2C_MASTER_RX0 == context->state)
    {
        bool rxEmpty;
        uint32 t locStatus;
        /* Convert the timeout to microseconds */
        uint32_t timeout = (timeoutMs * 1000ul); /* Start the timer for status check */
        /* Wait for ACK/NAK transmission and data byte reception */ /* Check the status */
        do
        {
            locStatus = (CY_SCB_I2C_MASTER_RX_BYTE_DONE &
Cy_SCB_GetMasterInterruptStatus(base));
                    = (Oul == (CY SCB RX INTR NOT EMPTY &
            rxEmpty
Cy_SCB_GetRxInterruptStatus(base)));
            locStatus |= WaitOneUnit(&timeout);
        } while ((rxEmpty) && (Oul == locStatus));
        /* The Read byte if available */
        if (!rxEmpty)
        {
            /* Get the received data byte */
            *byte = (uint8 t) Cy_SCB_ReadRxFifo(base); /* Read the data */
            Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_NOT_EMPTY | CY_SCB_RX_INTR_LEVEL);
        }
        /* Convert the status from register plus timeout to the API status */
        retStatus = HandleStatus(base, locStatus, context);
        if (CY_SCB_I2C_SUCCESS == retStatus)
        {
            /* Generate ACK or wait for NAK generation */
            if (CY_SCB_I2C_ACK == ackNack)
            {
                temp_I2C_M_CMD.u32Register
                                              = 0ul;
                temp_I2C_M_CMD.stcField.u1M_ACK = 1ul;
                base->unI2C_M_CMD.u32Register = temp_I2C_M_CMD.u32Register;
            }
        }
    }
```



5 I²C setting procedure example

```
return (retStatus);
```

5.2 Slave mode

This example sets I²C Slave mode where the Master transmits the write or read data to the Slave SCB. If the Slave receives the data, an interrupt occurs, and the Slave decides whether it should perform the read or write procedure.

5.2.1 Use case

- SCB mode = I²C Slave mode
- SCB channel = 0
- PCLK = 2 MHz

}

- Bit rate = 100 kbps
- 7-bit Slave address = 0x8
- Tx/Rx FIFO = Used
- MSb first
- Data width = 8 bits
- Analog filter is enabled and digital filter = Disabled
- Enabled interrupts:
 - I²C_ARB_LOST (I²C Slave arbitration lost)
 - I²C_STOP (I²C STOP event detected)
 - I²C_ADDR_MATCH (I²C Slave address matching)
 - I²C_GENERAL (I²C Slave general call address received)
 - I²C_BUS_ERROR ((I²C Slave bus error detected)
- Used ports
 - SCL: SCB0_SCL (P1.0)
 - SDA : SCB0_SDA (P1.1)

Figure 10 shows the example of the connection between the Slave SCB and another I²C Master device.



Figure 10 Example of I²C (Slave mode) communication connection

Note: (*1) For V_{DDIO} value, see the datasheet (see Related documents).



5 I²C setting procedure example

In I²C Slave mode, SCL and SDA signals are connected to another I²C Master device. The Master device outputs the clock (SCL) to the Slave device. The data (SDA) signal is bidirectional. Both SCL and SDA are pulled up to V_{DDIO} via a resistor.

Figure 11 shows the setting procedure and operation example for I²C Slave mode.



Figure 11 I²C slave mode operation

- **1.** Configure the clock.
- 2. Configure the I2C port.
- **3.** Initialize the SCB for I2C.
- **4.** Set the bit rate.
- 5. Configures the buffer pointer and size of the write buffer.
- 6. Configures the buffer pointer and the read buffer size.
- 7. Enable I2C.
- 8. Check the status.
 - **a.** Read CMPLT event: Configure the buffer pointer and the read buffer size
 - **b.** Write CMPLT event: Configure the buffer pointer and size of the write buffer



5.2.2 Configuration and example

Table 10 lists the parameters of the configuration part in the SDL for I^2C slave mode.

Table 10 List of I²C slave mode configuration parameters

Parameters	Description	Setting value
E_SOURCE_CLK_FREQ	Input divider clock frequency	8000000ul (80MHz)
E_I2C_INCLK_TARGET_FREQ	Peripheral clock frequency	200000ul (2MHz)
E_I2C_DATARATE	I2C baud rate	10000ul
USER_I2C_SCB_PCLK	Peripheral clock number	PCLK_SCB0_CLOCK
DIVIDER_NO_1	Divider number	1ul
E_I2C_SLAVE_ADDR	Slave device addres	8ul
E_I2C_SLAVE_TXRX_BUF_SIZE	TXRX buffer size	32ul
E_I2C_SLAVE_USER_BUF_SIZE	User buffer size	32ul
USER_I2C_SCB_TYPE	SCB channel number	SCB0
I2C_SDA_PORT	I/O port number	GPIO_PRT1
I2C_SDA_PORT_PIN	I/O pin number	1ul
I2C_SDA_PORT_MUX	Peripheral connection	P1_1_SCB0_I2C_SDA (14ul)
I2C_SCL_PORT	I/O port number	GPIO_PRT1
I2C_SCL_PORT_PIN	I/O pin number	Oul
I2C_SCL_PORT_MUX	Peripheral connection	P1_0_SCB0_I2C_SCL (14ul)
g_stc_i2c_config.i2cMode	I2C Master/Slave mode	CY_SCB_I2C_SLAVE (1ul)
g_stc_i2c_config.useRxFifo	Receiver FIFO control	true
g_stc_i2c_config.useTxFifo	Transmitter FIFO control	true
g_stc_i2c_config.slaveAddress	Slave device address	E_I2C_SLAVE_ADDR (8ul)
g_stc_i2c_config.slaveAddressMask	Slave device address mask	0x7Ful
g_stc_i2c_config.acceptAddrInFifo	Received matching address	false
g_stc_i2c_config.ackGeneralAddr	Received general call slave address	true
g_stc_i2c_config.enableWakeFromSleep	Clocking for the address matching	false
I2S_port_pin_cfg.outVal	Pin output state	Oul
I2S_port_pin_cfg.driveMode	GPIO drive mode	Oul
I2S_port_pin_cfg.hsiom	Connection for I/O pin route	HSIOM_SEL_GPIO (0x0)
I2S_port_pin_cfg.intEdge	Edge which will trigger an IRQ	Oul
I2S_port_pin_cfg.intMask	Masks edge interrupt	Oul
I2S_port_pin_cfg.vtrip	Input buffer mode	Oul
I2S_port_pin_cfg.slewRate	Slew rate	Oul
(table continues)	·	·


5 I²C setting procedure example

Table 10(continued) List of I ² C slave mode configuration parameters				
Parameters		Description	Setting value	
I2S_port_pin_cfg.driv	veSel	GPIO drive strength	Oul	
USER_I2C_SCB_IRQN		System interrupt index number	scb_0_interrupt_IRQn	
irq_cfg.sysIntSrc		System interrupt index number	USER_I2C_SCB_IRQN (IDX: 17)	
irq_cfg.intIdx		CPU interrupt number	CPUIntIdx3_IRQn	
irq_cfgisEnabled		CPU interrupt enable	true (enable)	

Table 11 lists the I²C parameters of the driver part in the SDL.

Table 11 **List of functions**

Functions	Description	Remarks
Cy_SCB_I2C_SlaveConfigWriteBuf (volatile stc_SCB_t const *base, uint8_t *wrBuf, uint32_t size, cy_stc_scb_i2c_context_t *context)	Configures the buffer pointer and size of the write buffer	*base: USER_I2C_SCB_TYPE *wrBuf: g_i2c_rx_buf[0] size: E_I2C_SLAVE_TXRX_BUF_SIZE *context: g_stc_i2c_context)
Cy_SCB_I2C_RegisterEventCallback (volatile stc_SCB_t const *base, scb_i2c_handle_events_t callback, cy_stc_scb_i2c_context_t *context)	Registers a callback function that notifies	*base: USER_I2C_SCB_TYPE callback: Scb_I2C_Slave_Event *context: g_stc_i2c_context
Cy_SCB_I2C_SlaveConfigReadBuf (volatile stc_SCB_t const *base, uint8_t *rdBuf, uint32_t size, cy_stc_scb_i2c_context_t *context)	Configures the buffer pointer and the read buffer size	*base: USER_I2C_SCB_TYPE *rdBuf: g_i2c_rx_buf[0] size: E_I2C_SLAVE_TXRX_BUF_SIZE *context: g_stc_i2c_context)

Code Listing 37 demonstrates an example to configure I²C master mode in the configuration part.



5 I²C setting procedure example

Code Listing 37 Example to configure I²C slave mode in configuration part

```
/* I2C Slave Mode Test
                                                      */
/*
                                                      */
/* Partner Address(Slave): 0x08 (E_I2C_SLAVE_ADDR)
                                                      */
                                SCB0 /* Define the SCB parameters */
#define USER_I2C_SCB_TYPE
#define USER I2C SCB PCLK
                                PCLK SCB0 CLOCK /* Define the SCB parameters */
                                 scb_0_interrupt_IRQn /* Define the SCB parameters */
#define USER_I2C_SCB_IRQN
#define I2C SDA PORT
                        GPIO PRT1 /* Define the port parameters */
#define I2C_SDA_PORT_PIN (1ul) /* Define the port parameters */
#define I2C_SDA_PORT_MUX P1_1_SCB0_I2C_SDA /* Define the port parameters */
#define I2C_SCL_PORT
                        GPIO_PRT1 /* Define the port parameters */
#define I2C_SCL_PORT_PIN (Oul) /* Define the port parameters */
#define I2C_SCL_PORT_MUX P1_0_SCB0_I2C_SCL /* Define the port parameters */
#define DIVIDER_NO_1 (1ul)
/* Select Frequency */
#define E_SOURCE_CLK_FREQ
                              (80000000ul) /* Define the clock parameters */
#define E I2C INCLK TARGET FREQ (2000000ul) /* Define the clock parameters */
                                (100000ul) /* Define the clock parameters */
#define E_I2C_DATARATE
#define E_I2C_SLAVE_ADDR
                                   8ul
#define E_I2C_SLAVE_TXRX_BUF_SIZE 32ul
#define E I2C SLAVE USER BUF SIZE 32ul // should be 2^n
static cy_stc_gpio_pin_config_t I2S_port_pin_cfg = /* Configure the port parameters */
{
    .outVal
              = 0ul,
    .driveMode = 0ul,
                                 /* Will be updated in runtime */
             = HSIOM SEL GPIO, /* Will be updated in runtime */
    hsiom
    .intEdge = Oul,
    .intMask = 0ul,
    .vtrip
              = 0ul,
    .slewRate = Oul,
    .driveSel = Oul,
};
/* SCB - I2C Configuration */
static cy_stc_scb_i2c_context_t g_stc_i2c_context; /* Configure the I<sup>2</sup>C parameters */
static cy_stc_scb_i2c_config_t
                                   g stc i2c config = /* Configure the I<sup>2</sup>C parameters */
{
                        = CY SCB I2C SLAVE, /* Configure the I<sup>2</sup>C parameters */
    .i2cMode
                        = true, /* Configure the I<sup>2</sup>C parameters */
    .useRxFifo
                        = true, /* Configure the I<sup>2</sup>C parameters */
    .useTxFifo
    .slaveAddress
                        = E_I2C_SLAVE_ADDR, /* Configure the I<sup>2</sup>C parameters */
    .slaveAddressMask = 0x7Ful, /* Configure the I<sup>2</sup>C parameters */
    .acceptAddrInFifo = false, /* Configure the I<sup>2</sup>C parameters */
    .ackGeneralAddr = true, /* Configure the I<sup>2</sup>C parameters */
```

How to use serial communications block (SCB) in TRAVEO[™] T2G family



5 I²C setting procedure example

```
.enableWakeFromSleep = false /* Configure the I<sup>2</sup>C parameters */
};
/* Local Variables */
static uint8_t g_i2c_tx_buf[E_I2C_SLAVE_TXRX_BUF_SIZE] =
{
    0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x50,
    0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x60,
    0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x70,
    0x71, 0x72
};
                        g_i2c_rx_buf[E_I2C_SLAVE_TXRX_BUF_SIZE];
static uint8 t
static volatile uint8_t g_i2c_user_buf[E_I2C_SLAVE_USER_BUF_SIZE] = {0ul};
static uint8_t
                        g_i2c_user_buf_index = 0ul;
void SetPeripheFracDiv24_5(uint64 t targetFreq, uint64 t sourceFreq, uint8 t divNum)
{
    uint64_t temp = ((uint64_t)sourceFreq << 5ul);</pre>
    uint32_t divSetting;
    divSetting = (uint32_t)(temp / targetFreq);
    Cy_SysClk_PeriphSetFracDivider(CY_SYSCLK_DIV_24_5_BIT, divNum,
                                    (((divSetting >> 5ul) & 0x00000FFFul) - 1ul),
                                    (divSetting & 0x0000001Ful));
}
void Scb_I2C_Slave_Event(uint32 t locEvents)
{
    uint32_t recv_size;
    switch (locEvents) /* (8) Check the status */
    case CY_SCB_I2C_SLAVE_READ_EVENT:
        break;
    case CY_SCB_I2C_SLAVE_WRITE_EVENT:
        break;
    case CY SCB I2C SLAVE RD IN FIFO EVENT:
        break;
    case CY_SCB_I2C_SLAVE_RD_BUF_EMPTY_EVENT:
        break;
    case CY_SCB_I2C_SLAVE_RD_CMPLT_EVENT: /* (8-1) Read CMPLT Event */
        /* Clear Read Buffer (use same buffer) */
        Cy_SCB_I2C_SlaveConfigReadBuf(USER_I2C_SCB_TYPE, &g_i2c_tx_buf[0],
E_I2C_SLAVE_TXRX_BUF_SIZE, &g_stc_i2c_context /* Configures the buffer pointer and the read
buffer size (See Code Listing 40) */);
        break;
    case CY_SCB_I2C_SLAVE_WR_CMPLT_EVENT: /* (8-2) Write CMPLT Event */
        /* Copy Received Data to User Buffer(g_i2c_user_buf[32]) */
        recv_size = Cy_SCB_I2C_SlaveGetWriteTransferCount(USER_I2C_SCB_TYPE,
&g_stc_i2c_context);
        for(uint32_t i = 0ul; i < recv_size; i++)</pre>
        {
```

How to use serial communications block (SCB) in TRAVEO[™] T2G family



5 I²C setting procedure example

```
g_i2c_user_buf[g_i2c_user_buf_index] = g_i2c_rx_buf[i];
            g i2c user buf index = (g i2c user buf index + 1ul) & (E I2C SLAVE USER BUF SIZE -
1ul);
       }
        /* Clear Write Buffer */
        Cy_SCB_I2C_SlaveConfigWriteBuf(USER_I2C_SCB_TYPE, &g_i2c_rx_buf[0],
E_I2C_SLAVE_TXRX_BUF_SIZE, &g_stc_i2c_context /* Configures the buffer pointer and size of the
write buffer (See Code Listing 38) */);
        break;
   case CY_SCB_I2C_SLAVE_ERR_EVENT:
        break;
   default:
        break;
    }
}
int main(void)
{
   SystemInit();
    /*----*/
   /* Clock Configuration */ /* (1) Configure the clock */
    /*-----*/
   Cy_SysClk_PeriphAssignDivider(USER_I2C_SCB_PCLK, CY_SYSCLK_DIV_24_5_BIT, DIVIDER_N0_1); /*
Configure the Peripheral Clock (See Code Listing 4) */
    SetPeripheFracDiv24_5(E_I2C_INCLK_TARGET_FREQ, E_SOURCE_CLK_FREQ, DIVIDER_NO_1); /*
Configure the driver (See Code Listing 2) */
   Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_24_5_BIT, DIVIDER_NO_1); /* Enable the divider
(See Code Listing 5) */
    /*_____*/
    /* Port Configuration */
    /*----*/
   I2S_port_pin_cfg.driveMode = CY_GPI0_DM_0D_DRIVESLOW; /* Configure the I<sup>2</sup>C port */
   I2S_port_pin_cfg.hsiom = I2C_SDA_PORT_MUX; /* Configure the I<sup>2</sup>C port */
   Cy_GPI0_Pin_Init(I2C_SDA_PORT, I2C_SDA_PORT_PIN, &I2S_port_pin_cfg); /* Configure the I<sup>2</sup>C
port */
    I2S_port_pin_cfg.driveMode = CY_GPI0_DM_OD_DRIVESLOW; /* Configure the I<sup>2</sup>C port */
                              = I2C SCL PORT MUX; /* Configure the I<sup>2</sup>C port */
   I2S port pin cfg.hsiom
   Cy_GPIO_Pin_Init(I2C_SCL_PORT, I2C_SCL_PORT_PIN, &I2S_port_pin_cfg); /* Configure the I<sup>2</sup>C
port */
```

How to use serial communications block (SCB) in TRAVEO[™] T2G family



5 I²C setting procedure example

```
/*-----*/
   /* Initialize & Enable I2C */
   /*-----*/
   Cy_SCB_I2C_DeInit(USER_I2C_SCB_TYPE); /* If necessary, stop the I2C operation (See Code
Listing 27) */
   Cy_SCB_I2C_Init(USER_I2C_SCB_TYPE, &g_stc_i2c_config, &g_stc_i2c_context); /* (3)
Initialize SCB for I2C (See Code Listing 28) */
   Cy_SCB_I2C_SetDataRate(USER_I2C_SCB_TYPE, E_I2C_DATARATE, E_I2C_INCLK_TARGET_FREQ); /* (4)
Set the Bit Rate (See Code Listing 29) */
   Cy_SCB_I2C_SlaveConfigWriteBuf(USER_I2C_SCB_TYPE, &g_i2c_rx_buf[0],
E_I2C_SLAVE_TXRX_BUF_SIZE, &g_stc_i2c_context); /* (5) Configures the buffer pointer and size
of the write buffer (See Code Listing 38) */
   Cy_SCB_I2C_SlaveConfigReadBuf(USER_I2C_SCB_TYPE, &g_i2c_tx_buf[0],
E_I2C_SLAVE_TXRX_BUF_SIZE, &g_stc_i2c_context); /* (6) Configures the buffer pointer and the
read buffer size (See Code Listing 40) */
   Cy_SCB_I2C_RegisterEventCallback(USER_I2C_SCB_TYPE,
(scb_i2c_handle_events_t)Scb_I2C_Slave_Event, &g_stc_i2c_context); /* Jump the (8) (See Code
Listing 39) */
   Cy_SCB_I2C_Enable(USER_I2C_SCB_TYPE); /* (7) Enable I2C (See Code Listing 30) */
   for(;;);
}
```

*1: For details, see the I/O System sections in the architecture TRM.

Code Listing 38 to Code Listing 40 demonstrate example program to configure the SCB in the driver part. The following description will help you understand the register notation of the driver part of the SDL:



5 I²C setting procedure example

Code Listing 38 CY_SCB_I2C_SlaveConfigWriteBuf() function

Code Listing 39 Cy_SCB_I2C_RegisterEventCallback() function

Code Listing 40 Cy_SCB_I2C_SlaveConfigReadBuf() function



6 Glossary

6 Glossary

Table 12	Glossary	
Terms		Description
CMD_RESP mode		CMD_RESP (command response) mode is similar to EZ mode.
		The major difference is whether a CPU sets the Slave's base address or a Master device sets it.
DMA		Direct memory access
EZ mode		EZ (easy) mode is the Infineon original communication protocol which is prepared to simplify the Write/Read access between the device in SPI and I2C. During DeepSleep mode, it can communicate with the Master device without CPU intervention.
FIFO		First in First Out
I2C		Inter-Integrated Circuit
		I2C bus is a serial synchronous communication bus corresponding to the multi-Master and the multi-Slave. It is used for low-speed communication between MCUs and peripheral devices. I2C bus is used with two lines of clock (SCK) and data (SDA), and usually pulled-up by resistance.
IrDA		IrDA is a kind of the standards of the optical radio data communication by infrared rays.
LIN		Local Interconnect Network
		LIN is a serial communication network for automotive. It is used for the data communication between a control unit and various sensors/actuators. LIN takes lower cost than CAN.
Smart card		Smart card is a card which integrated a circuit to record data and to operate it.
SPI		Serial peripheral interface
		SPI is a synchronous serial communication interface specification used for short distance communication with peripheral devices.
UART		Universal asynchronous receiver-transmitter
		UART is a receiver-transmitter circuit to convert a serial signal into a parallel signal, and to convert the opposite direction. It is used for low-speed communication between MCU and an external equipment.



7 Related documents

7 Related documents

The following are the TRAVEO[™] T2G family series datasheets and technical reference manuals. Contact Technical Support to obtain these documents.

- Device datasheet
 - CYT2B7 datasheet 32-Bit Arm[®] Cortex[®]-M4F microcontroller TRAVEO[™] T2G family
 - CYT2B9 datasheet 32-Bit Arm[®] Cortex[®]-M4F microcontroller TRAVEO[™] T2G family
 - CYT4BF datasheet 32-Bit Arm[®] Cortex[®]-M7 microcontroller TRAVEO[™] T2G family
 - CYT4DN datasheet 32-Bit Arm[®] Cortex[®]-M7 microcontroller TRAVEO[™] T2G family (Doc No. 002-24601)
 - CYT3BB/4BB datasheet 32-Bit Arm[®] Cortex[®]-M7 microcontroller TRAVEO[™] T2G f amily
 - CYT3DL datasheet 32-Bit Arm[®] Cortex[®]-M7 microcontroller TRAVEO[™] T2G family (Doc No. 002-27763)
- Body controller entry family
 - TRAVEO[™] T2G automotive body controller entry family architecture technical reference manual (TRM)
 - TRAVEO[™] T2G automotive body controller entry registers technical reference manual (TRM) for CYT2B7
 - TRAVEO[™] T2G automotive body controller entry registers technical reference manual (TRM) for CYT2B9
- Body controller high family
 - TRAVEO[™] T2G automotive body controller high family architecture technical reference manual (TRM)
 - TRAVEO[™] T2G automotive body controller high registers technical reference manual (TRM) for CYT4BF
 - TRAVEO[™] T2G automotive body controller high registers technical reference manual (TRM) for CYT3BB/4BB
- Cluster 2D family
 - TRAVEO[™] T2G automotive cluster 2D family architecture technical reference manual (TRM) (Doc No. 002-25800)
 - TRAVEO[™] T2G automotive cluster 2D registers technical reference manual (TRM) for CYT4DN (Doc No. 002-25923)
 - TRAVEO[™] T2G automotive cluster 2D registers technical reference manual (TRM) for CYT3DL (Doc No. 002-29854)



8 Other references

8 Other references

Infineon provides the sample driver library (SDL) including startup code as sample software to access various peripherals. SDL also serves as a reference to customers for drivers that are not covered by the official AUTOSAR products. The SDL cannot be used for production purposes because it does not qualify to any automotive standards. The code snippets in this application note are part of the SDL. Contact Technical Support to obtain the SDL.



Revision history

Document version	Date of release	Description of changes
**	2019-07-09	New application note.
*A	2019-11-22	Updated Associated Part Family as "TRAVEO™ T2G Family CYT2B/CYT4B/ CYT4D Series".
		Added target part numbers "CYT4D Series" related information in all instances across the document.
*В	2020-03-02	Updated Associated Part Family as "TRAVEO™ T2G Family CYT2/CYT3/ CYT4 Series".
		Changed target part numbers from "CYT2B/CYT4B/CYT4D Series" to "CYT2/CYT4 Series" in all instances across the document.
		Added target part numbers "CYT3 Series" in all instances across the document.
*C	2021-06-08	Updated to Infineon template.
		Completing Sunset Review.
*D	2022-03-08	Updated code examples using SDL
*E	2023-11-10	Template update; no content update

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-11-10 Published by Infineon Technologies AG 81726 Munich, Germany

© 2023 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference IFX-tsz1683609627211

Important notice

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.