

Traveo Family MCUs: Safe System Recovery from a Power Supply Drop Below Vreset

Author: Shahrukh Ashraf

Associated Part Family: Traveo

Related Application Notes: For a complete list, [click here](#).

Today's Cypress MCUs are used in multi-power systems. There are power shutdowns which sometimes are intended and sometimes unintended, and glitches. Systems use external monitors as well as internal low-voltage detection (LVD) features of the MCU to detect power glitches and recover safely. In this app note, scenarios where a power supply falls below the LVD threshold and then recovers safely are covered.

1 Introduction


This application note describes the general requirements for achieving a valid Power On Reset (POR) and recovering the system in the best possible way. Designs that implement these requirements makes the system robust to handle unintended power glitches that the system may face. There are multiple power lines required and monitored by Cypress MCUs, but POR is generated by a subset of the supplies (Main 5V supply and core supply). In the next section, all the scenarios to achieve a POR are described.

2 Power Drop Below Vreset and Methods to Recover Safely

There are three scenarios where the device achieves a POR if the power supply (VCC5) drops below Vreset (Vreset is called LVDH0 in the case of the Traveo I MCU series). These scenarios involve conditions on ramp rate and on the time spent below $V_{CC_{low}}$ (for example, 0.2 V for Traveo MCU series) and Vreset. [Figure 1](#) shows the internal hardware structure of the LVD for VCC5 for Traveo devices, even though a similar concept applies for other Traveo devices. For more details on the internal architecture, refer to the device TRM.

The Vreset level is set by the hardware and cannot be modified by the user. An important requirement for the power sequence to note here is that VCC5 must always be greater than or equal to other supplies. This requirement applies at any given point and in any given state.

Figure 1. VCC5 LVD internal structure in Traveo I MCU Series




Each scenario listed above is shown graphically in the figures below. Meeting any any of the three requirements results in a POR.

2.1 Scenario 1

t_{OFF} greater than the device specification (check device datasheet). [Figure 2](#) illustrates scenario 1.


Figure 2. Supply Stays Below $V_{CC_{low}}$ for At Least t_{OFF}



2.2 Scenario 2

Keeping the ramp up rate of VCC5 slower than the device specification during the period from $V_{CC_{low}}$ to Vreset as [Figure 3](#) shows. Specifications on the ramp up rate can be found in the device datasheet.


Figure 3. Ramp Rate Kept Below Device Specification to Achieve POR



2.3 Scenario 3

VCC5 stays below Vreset for a minimum of 't' seconds to ensure that the internal LVD detects the glitch.


Figure 4. Power Supply Stays Below Vreset for At Least the Time Specified in Device Datasheet



3 Device Power Supply General Requirement

All Traveo devices must have all other supplies as equal to or less than the main power line (VCC5) as shown in Figure 5. To achieve this requirement, the VCC12 (core voltage) must be discharged quickly when a power glitch occurs such that it is never greater than VCC5. The discharge rate is temperature-dependent; it slows down with decreasing temperature.

Figure 5. Power Supply Requirement: VCC5 Must Always Be Greater Than Other Supplies



4 Safe Recovery from Power Supply Drop

4.1 Quick Discharge of Core Voltage (VCC12) and Main Power supply (VCC5)

When a power drop occurs, VCC5 may drop quickly but VCC12 may still hold a residual voltage ($VCC12 > VCC5$). Powering up from this state violates the general power supply requirement explained in the previous section.


The root cause for this residual voltage on VCC12 is that the MCU goes to the reset state when VCC5 is below Vreset. VCC12 is the core-only power supply and there is no load if the core is in the reset state; therefore, only the leakage current discharges the line, which is slow and temperature-dependent.

A solution to this problem is to discharge the VCC12 and VCC5 lines as quickly as possible. Also, discharging VCC5 quickly ensures that it goes below Vreset for every power drop. There can be several ways to discharge the power rails quickly, two of the simplest being:

- 1) Use an external regulator featuring an active discharge option.
- 2) Add a bleeder resistor in parallel to the power rail. (This is a cheaper solution but may increase the current draw during operation).

Figure 6 shows a simple block diagram to explain active discharging. The small resistance is needed to reduce the discharge time and keep the line from floating. Active discharging also ensures that there is no floating voltage on the power line and it is always in a defined power state.


Figure 6. Basic Active Discharging



4.2 Controlled Ramp Rate of VCC5

A feasible way to achieve a valid POR is to have the VCC5 ramp-up rate within the device spec. (refer to the datasheet). Keeping the ramp rate controlled when the supply is below Vreset ensures that the device powers up with a valid POR. You must still make sure that all other supplies are less than or equal to VCC5 at all times. There are certain PMICs available that offer programmable ramp rates for the supply. Figure 7 depicts the basic concept behind ramp rate control.

Figure 7. Control Ramp Rate by Using Appropriate Capacitor Value



5 Conclusion

A power interruption can happen at any time. Achieving a valid POR is of crucial importance when the supply voltage falls below Vreset. This document describes possible scenarios and how to ensure that the device receives a valid POR to recover proper system operation. Discharging the supply line quickly and controlling the power supply ramp rate are two simple measures to satisfy the POR requirement.

6 Definitions, Acronyms, and Abbreviations

C	Capacitor
GND	Ground
MCU	Microcontroller
POR	Power-On Reset
t_{OFF}	VCC OFF time
Vreset	Voltage level of VCC where a POR is issued
VCC_{low}	Voltage level below which VCC is considered OFF
VCC5	Main 5V Power Supply
VCC12	1.2V core supply (external)

7 Related Documents

- [S6J3310/S6J3320/S6J3330/S6J3340 Series 32-bit Microcontroller Traveo Family Datasheet](#)
- [S6J3200 Series 32-bit Microcontroller Traveo™ Family Datasheet](#)
- [AN220402](#) – Traveo Family MCUs: Power Supply Drop Below Minimum Supply Voltage Level But Above Vreset
- [AN220401](#) – Traveo Family MCUs: Power Supply Drop Above VCCmin and Supply Monitor Detection Level
- [AN220338](#) – Traveo Family MCUs: Intended Power Cycles
- [AN220339](#) – Traveo Family MCUs: Unintended Power Cycles

About the Author

Name: Shahrukh Ashraf
Title: Senior Applications Engineer
Background: Shahrukh Ashraf has experience in SW/HW development and testing for automotive application.

Document History

Document Title: AN220973 - Traveo Family MCUs: Safe System Recovery from a Power Supply Drop Below Vreset

Document Number: 002-20973

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5950911	SRKH	10/30/2017	Initial version

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.