

Test Scenarios of Unintended Power Cycles in Automotive Applications

Author: Norbert Fleischhauer
Associated Part Family: **Traveo™**

Related Application Notes: For a complete list of the application notes, [click here](#).

To get the latest version of this application note, or the associated project file, please <http://www.cypress.com/go/AN220339>.

It may not be possible to protect the power supply against an unintended power cycle and reset. Therefore, the MCU needs a safe reset logic to ensure that a correct reset always happens. This application note shows typical test scenarios for interruption or disturbance on a car power supply whereby the MCU cannot be powered up from a 0 V level.

1 Introduction

For automotive applications, there are typical test scenarios for interruption or disturbance on the car power supply. In such cases of unintended power cycles, often the MCU must be powered up from a residual voltage level correctly to ensure correct system operation.


Effects like power fails causing a reset by the low-voltage detector, violation of DC characteristics, and power supply sequencing can occur due to a short interruption or disturbance on the power supply. Therefore, there are several test scenarios for the power supply and I/O pins (diagnosis or sensor input lines) on the system level.

2 Automotive Test Scenarios for Power Supply Disturbances

2.1 Noise Ripple on the Operating Voltage

This involves testing for component immunity to ripple on power supply leads. AC-injected voltages can be superimposed on the vehicle electrical system.

Figure 1. Noise Ripple on the Operating Voltage



Frequency range: 50 Hz to 20 kHz, sine waveform, UB = 13.5V,

Severity level 1: Upp = 1 V, Severity level 2 Upp = 4 V,


Type of frequency sweep: Triangular, linear

Sweep period: 60 seconds

2.2 Slow Decreasing/Increasing of Operating Voltage

If the operating voltage is reduced from UB max to 0 V (for example, due to a defective alternator or discharging of the car battery), or increased from 0 V to UB max at a rate of 1 V per minute following any subsequent return to operating voltage, no malfunctions shall occur. The voltage decrease/increase shall not cause any memory faults or undefined behavior of port pins (for example, swinging of reset). If a component contains circuits of differing voltage ranges (for example, 5.0 V, 3.3 V, and 1.1 V) the component must not malfunction, or be damaged if these voltages vary within their normal operating ranges.


Figure 2. Very Slow Power Ramp-Up and Ramp-Down, Sweep 1 V/min, UB max = 16 V



2.3 Very Brief Voltage Dip

This test simulates the blowing of a fuse in another electric circuit, which typically causes a brief voltage dip.

Figure 3. Very Brief Voltage Dip



Test conditions: $4.5 \text{ V} \leq UB \leq 9 \text{ V}$ for $t \leq 100 \text{ ms}$; cycle time $T \geq 20 \text{ seconds}$;

Subject the assembly to the impulse five times in succession.


The maximum rise/fall time (10 %, 90 %) is $\leq 10 \text{ ms}$.

2.4 Brief Voltage Dip

This test case simulates the resetting characteristic of an electronic assembly that causes a voltage dip.

Test conditions: $0 \text{ V} \leq UB \leq 9 \text{ V}$; Decrease of operating voltage UB min in 0.5-V steps. For each step, an operational test for $\geq 10 \text{ seconds}$ shall be performed.

Figure 4. Brief Voltage Dip




2.5 Voltage Drops Due To Switch-ON of Electrical Loads

Onboard net loads must behave in a manner compatible to the onboard net. Short-term (transient) voltage drops on the onboard net must not lead to perceptible, interfering effects. This applies in particular to periodically recurring interferences. There are several characteristics of start current (peak current up to max 90 A) of load, due to the kind of loads such as capacitive, clocked, or controlled. The load change on the board net occurs at a maximum slew rate of $di/dt = 300 \text{ A/s}$. Due to the impedance of the onboard net and the minimum dynamics of the generator (5 ms dead time of generator) a short-term voltage drop (for 12 V system about $V_p = 6 - 7 \text{ V}$ and $t_d = 50 - 100 \text{ ms}$) could happen.

2.6 Voltage Impulses Due To Switch-OFF of Inductive Loads

This test relates to Pulses 1 per ISO 7637-2 that simulates transients due to supply disconnection from inductive loads. It is applicable to DUTs which as used in the vehicle that remain connected directly in parallel with an inductive load.

Figure 5. Voltage Impulses Due To Switch-OFF of Inductive Loads




2.7 Voltage Impulses Due To Switch-OFF of Transient Loads

This test relates to Pulses 2a and 2b per ISO 7637-2.

Pulse 2a simulates transients due to a sudden interruption of currents in a device connected in parallel with the DUT due to the inductance of the wiring harness. Pulse 2b simulates transients from a DC motor after power is switched OFF.


Figure 6. Voltage Impulses Due To Switch-OFF of Transient Loads



2.8 Voltage Impulses Due To Switching with Fast Transient

Pulses 3a and 3b per ISO 7637-2 provide simulation of fast transients which occur as a result of the switching processes. The characteristics of these transients are influenced by distributed capacitance and inductance of the wiring harness.


Figure 7. Voltage Impulses Due To Switching with Fast Transient



2.9 Crank Impulse

Pulse 4 per ISO 7637-2 simulates supply voltage reduction caused by energizing the starter-motor circuits of internal combustion engines.


Figure 8. Crank Impulse



2.10 Load Dump Impulses

Pulses 5a/5b per ISO 7637-2 relate to immunity to interference and immunity to transients on power supply lines. This test is a simulation of load dump transient that occurs in the event of a discharged battery being disconnected while the alternator is generating the charging current. The device or system may operate out-of-tolerance from design during exposure to the electromagnetic disturbance, but must return to normal after the disturbance has been removed. During this procedure, storage functions must remain in functional state A.

Figure 9. Load Dump Impulses



Parameters for test pulse 5a

| Parameter | 12 V system | 24 V system |
|-----------|---|--------------------------|
| U_s | 65 V to 87 V | 123 V to 174 V |
| R_i | 0,5 Ω to 4 Ω | 1 Ω to 8 Ω |
| t_d | 40 ms to 400 ms | 100 ms to 350 ms |
| t_r | $\begin{pmatrix} 10 & 0 \\ & -5 \end{pmatrix}$ ms | |

Parameters for test pulse 5b (car supply system with external protection unit)

| Parameter | 12 V system | 24 V system |
|-----------|----------------------------|----------------|
| U_s | 65 V to 87 V | 123 V to 174 V |
| U_s^* | As specified by customer | |
| t_d | Same as unsuppressed value | |

2.11 Protection Against Polarity Reversal

The resistance of the test specimen against polarity reversal during a jump start is tested in this case. Typically, reverse polarity of -14 V / -28 V is tested for 60 seconds.


2.12 Extended Requirements for Total Maximum Clamping Current

The (total) maximum clamping current as specified in the datasheet is extended for two dedicated cases under certain limited conditions which are described below.

2.12.1 Case A: MCU in Normal Operation, Pulsed Voltage Applied to I/O Pins

The MCU is operational, I/O is driving LOW level (i.e., NMOS transistor active), negative biased pulses (-B signal) are applied to the active I/O according to the following specification (must not be exceeded).

Figure 10. Case A of Total Maximum Clamping Current: MCU in Normal Operation, Pulsed Voltage Applied to I/O Pins



Pulse condition specification:
 $U_{pulse} = \text{max } -40\text{V}$
 $T_{pulse} = \text{max } 1\text{ms}$
 $\#_{pulse} = \text{max } 5000$

Current and Power Dissipation:
 $U_{peak} = -40\text{V}$
 $R_{serial} = 22\text{ k}\Omega$
 $I_{pin} = 1.8\text{ mA}$ (calculated I/O current)

$U_{out} = -0.1\text{ V}$ (current drawn mainly over NMOS transistor)

$I_{total} = 50\text{pins} \times 1.8\text{ mA} = 90\text{ mA}$
 $P_{total} = 50\text{ pins} \times (1.8\text{ mA} \times 0.1\text{ V}) = 9\text{ mW}$


I_{total} and P_{total} are within allowed limits of extended specification.

2.12.2 Case B: MCU Non-Operational, MCU Not Supplied Due To Inverse Protection Diode

MCU is non-operational, PCB is in reverse polarity condition (supply of the MCU is OFF), a negative biased voltage level (-B signal) is applied to the inactive I/O according to following specification (must not be exceeded):

No MCU supply due to inverse protection diode on the target board but GND is connected to inverse battery power (14 V/28 V). The I/O is connected to inverse battery power (-28 V) for up to four hours.

Figure 11. Case B of Total Maximum Clamping Current: MCU Non-Operational, MCU Not Supplied Due To Inverse Protection Diode



Reverse polarity condition specification:
 $U_{reverse} = \text{max } -28\text{ V}$
 $T_{reverse} = \text{max } 4\text{ h}$

Current and Power Dissipation:
 $U_{reverse} = -28\text{ V}$
 $R_{serial} = 22\text{ k}\Omega$
 $I_{pin} = 1.3\text{ mA}$ (calculated I/O current)

$U_{out} = -0.7\text{ V}$ (current drawn mainly over clamping diodes)

$I_{total} = 50\text{ pins} \times 1.3\text{ mA} = 65\text{ mA}$
 $P_{total} = 50\text{ pins} \times (1.3\text{ mA} \times 0.7\text{ V}) = 46\text{ mW}$

I_{total} and P_{total} are within allowed limits of extended specification.

3 Summary

For Automotive applications, there are specific requirements and test setups based on the ISO standard and customer approval tests for disturbances on the power supply system within the car. The design evaluation based on simulation data does not cover the influence of disturbance on the power system. Short power interruptions can be a general problem for the MCU power up from a residual voltage level outside the specified operating range.

To avoid such critical scenarios caused by unintended power cycles, there are several automotive power supply concepts and possibilities of smart monitoring of the on-board and on-chip supply. If a power drop is detected (for example, drop on the 12-V car supply), the MCU should be able to start dedicated measures such as writing back the system-relevant data to the nonvolatile memory. Smart monitoring of the power supply is intended to recover the system function by restarting from a residual voltage. Recommendations for the usage of dedicated power supply concepts and smart monitoring of power supplies are shown in the additional application note AN220338 - Traveo Family MCUs: Intended Power Cycles.

4 Related Documents

- [AN209861](#) – Getting Started with the Traveo™ Family S6J3200 Series
- [AN203898](#) – Getting Started with the Traveo™ Family S6J3300 Series
- [AN220338](#) – Traveo Family MCUs: Intended Power Cycles
- [AN220401](#) – Traveo Family MCUs: Power Supply Drop Above VCCmin and Supply Monitor Detection Level
- [AN220402](#) – Traveo Family MCUs: Power Supply Drop Below Min Supply Voltage But Above Vreset
- [AN220973](#) – Traveo Family MCUs: System Safe Recovery when Power Supply Drops Below Vreset

5 References

ISO7637-2 (2004), Road vehicles - Electrical disturbances from conduction and coupling, Part 2: Electrical transient conduction along supply lines only

GS 95003-2 (2003), Electrical/Electronic Assemblies, Motor Vehicles, Electrical Requirements

About the Author

Name: Norbert Fleischhauer
Title: Senior Staff Applications Engineer
Background: Norbert Fleischhauer has experiences in HW design and testing for automotive application and is member of EMC CoE.

Document History

Document Title: AN220339 - Test Scenarios of Unintended Power Cycles in Automotive Applications

Document Number: 002-20339

| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
|----------|---------|-----------------|-----------------|-----------------------|
| ** | 5968881 | NOFL | 11/16/2017 | Initial version |

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|-------------------------------|--|
| Arm® Cortex® Microcontrollers | cypress.com/arm |
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Memory | cypress.com/memory |
| Microcontrollers | cypress.com/mcu |
| PSoC | cypress.com/psoc |
| Power Management ICs | cypress.com/pmic |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless Connectivity | cypress.com/wireless |

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.