

F2MC-16FX Family, Clock Output

This application note describes the functionality of the Clock Output function and gives an example.

1 Introduction

This application note describes the functionality of the Clock Output function and gives an example.

1.1 Key Features

- All important internal MCU Clocks can be output to a Pin:
 - RC Clock (CLKRC)
 - Main Clock (CLKMC)
 - Sub Clock (CLKSC)
 - PLL Output Clock (CLKPLL)
 - Modulated PLL Clock (CLKMOD)
 - System Clock 1 (CLKS1)
 - System Clock 2 (CLKS2)
 - Bus Clock (CLKB)
 - Peripheral Clock 1 (CLKP1)
 - Peripheral Clock 2 (CLKP2)
 - VCO Clock of PLL (CLKVCO)
 - PLL Feedback Clock (CLKPLLFB)
- Clock Output Divisor selectable in 2ⁿ-Steps from 1 to 128
- Synchronization Mechanism for Output Pin

2 Clock Output

The Basic Functionality of the Clock Output Function

2.1 Functionality


With the Clock Output Module all internal clocks can be output to two external pins. On one pin the normal clock is output while on the other pin the inverted signal is output. Furthermore the clock signal can be divided.

Up to two Clock Output Modules are available.

Please note that frequencies above 32 MHz will not be output correctly. This is because the I/O Ports are not designed for higher frequencies. If clocks with higher frequencies are to be output, please use the output clock division.

2.2 Block Diagram

Figure 1. Clock Output block diagram



2.3 Registers

2.3.1 Clock Configuration Register 0/1 (COCR0/1)

The COCR0/1 consists of the following bits:

Table 1. COCR0/1

Bit No.	Bit Name	Initial Value	Value	Description
15/7	–	X	0	<i>Reserved, always write “0” to this Bit</i>
14/6 ... 12/4	DIV2 ... DIV0	0, 0, 0	0, 0, 0	No Output Clock Division
			0, 0, 1	Output Clock Division of 2
			0, 1, 0	Output Clock Division of 4
			0, 1, 1	Output Clock Division of 8
			1, 0, 0	Output Clock Division of 16
			1, 0, 1	Output Clock Division of 32
			1, 1, 0	Output Clock Division of 64
			1, 1, 1	Output Clock Division of 128
11/3 ... 8/0	SEL3 ... SEL0	0, 0, 0, 0	0, 0, 0, 0	No Clock is output
			0, 0, 0, 1	CLKRC, RC Clock is output
			0, 0, 1, 0	CLKMC, Main Clock is output
			0, 0, 1, 1	CLKSC, Sub Clock is output
			0, 1, 0, 0	CLKPLL, PLL Clock is output
			0, 1, 0, 1	CLKMOD, Modulated PLL Clock is output
			0, 1, 1, 0	CLKS1, System Clock 1 is output
			0, 1, 1, 1	CLKS2, System Clock 2 is output
			1, 0, 0, 0	CLKB, Bus clock is output
			1, 0, 0, 1	CLKP1, Peripheral Clock 1 is output
			1, 0, 1, 0	CLKP2, Peripheral Clock 2 is output
			1, 0, 1, 1	CLKVCO, VCO clock of PLL is output
			1, 1, 0, 0	CLKPLLFB, PLL Feedback Clock is output
			1, 1, 0, 1	<i>Reserved, Output is undefined</i>
			1, 1, 1, 0	<i>Reserved, Output is undefined</i>
			1, 1, 1, 1	<i>Reserved, Output is undefined</i>

COCR0 controls CKOT0/CKOTX0 pins and COCR1 controls CKOT1/CKOTX1 pins.

Please note, that if an output is enabled and the setting is changed, a spike can be output on the corresponding channel. Therefore setting should only be changed, if the corresponding RUNM Bit of the COAR is “0”.

2.3.2 Clock Output Activation Register (COAR)

The COAR consists of the following bits:

Table 2. COAR

Bit No.	Bit Name	Initial Value	Value	Description
15	RUNM1	0	0	CKOT1/CKOTX1 clock is stopped (read only Bit)
			1	CKOT1/CKOTX1 clock is active (read only Bit)
14	RUNC1	0	0	Stops the CKOT1/CKOTX1 Clock
			1	Starts the CKOT1/CKOTX1 Clock
13	CKOXE1	0	0	CKOTX1 Clock Output Pin is disabled
			1	CKOTX1 Clock Output Pin is enabled
12	CKOE1	0	0	CKOT1 Clock Output Pin is disabled
			1	CKOT1 Clock Output Pin is enabled
11	RUNM0	0	0	CKOT0/CKOTX0 clock is stopped (read only Bit)
			1	CKOT0/CKOTX0 clock is active (read only Bit)
10	RUNC0	0	0	Stops the CKOT0/CKOTX0 Clock
			1	Starts the CKOT0/CKOTX0 Clock
9	CKOXE0	0	0	CKOTX0 Clock Output Pin is disabled
			1	CKOTX0 Clock Output Pin is enabled
8	CKOE0	0	0	CKOT0 Clock Output Pin is disabled
			1	CKOT0 Clock Output Pin is enabled

Please note that CKOE or CKOXE and the corresponding RUNC should be set at the same time or RUNC should be set after setting CKOE or CKOXE.

3 Clock Output Example

Example for the Clock Output Usage

3.1 Half Main Clock Output on CKOT0

The following sample code assigns the Main Clock (CLKMC) divided by 2 to CKOT0 and waits until the clock is synchronized.

```
void Set_CLKMC_CKOT0 (void)
{
    COAR = 0x00;           // Stop all possible Clock Outputs
    COCR0 = 0x12;          // DIV [2:0] = 0, 0, 1; SEL [3:0] = 0, 0, 1, 0
    COAR = 0x05;           // RUNC0 = 1; CKOE0 = 1

    while (!COAR_RUNM0); // Wait for synchronization
}
```

4 Additional Information

Information about Cypress Microcontrollers can be found on the following Internet page:

<http://www.cypress.com/cypress-microcontrollers>

The software example related to this application note is:

96340_clk_out

It can be found on the following Internet page:

<http://www.cypress.com/documentation/software-and-drivers/96340-clk-out-v11>

Document History

Document Title: AN205552 - F²MC-16FX Family, Clock Output

Document Number: 002-05552

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	NOFL	06/28/2006	Initial release
			02/23/2007	Reviewed the document and updated with review findings
			08/13/2007	Corrected some typos
*A	5074685	NOFL	03/04/2016	Migrated Spansion Application Note MCU-AN-300214-E-V12 to Cypress template.
*B	6079633	NOFL	02/23/2018	Updated Additional Information: Updated hyperlinks in this section. Updated to new template. Completing Sunset Review.

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

PSoC is a registered trademark and PSoC Creator is a trademark of Cypress Semiconductor Corporation.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2006-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spanion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spanion, the Spanion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.