

## **F<sup>2</sup>MC-16FX Family, Watchdog Timer And Watchdog Reset**

This application note describes the functionality of the Watchdog Timer and Watchdog Reset

### **1 Introduction**

This application note describes the functionality of the Watchdog Timer and Watchdog Reset and gives some examples.

The Watchdog is an up-counting Timer which has to be cleared in a given time interval. Otherwise a reset is performed. It can be used for restarting an application, if the program gets stuck.

#### **1.1 Key Features**

- 3 Clock Sources (RC Clock, Sub Clock or Main Clock)
- Timer clear by 0x00 or Byte Pattern
- Timer stopped in Stop Mode
- Timer can be disabled only by Reset, if once activated
- Timer Interval using external 4 MHz Crystal: ~128  $\mu$ s to ~4.19 s
- Timer Interval using 32.768 kHz Sub Clock: 15.6 ms to 512 s
- Timer Interval using RC Oscillator (2 MHz/100 kHz): ~256  $\mu$ s/5.1 ms to ~8.4 s/168 s


## 2 The Watchdog Timer

The basic functionality of the watchdog timer

### 2.1 Block Diagram

Figure 1 shows the internal block diagram of the Watchdog Timer.

Figure 1. Watchdog Timer block diagram



## 2.2 Registers

### 2.2.1 Watchdog Timer Configuration Register (WDTC)

Bit No.	Name	Explanation	Value	Operation
7	–	Undefined	–	–
6	RSTP	Watchdog Reset at Transition to Stop Mode	0	No Reset if transition to Stop Mode
			1	Reset if transition to Stop Mode
5, 4	WTCS1, WTCS0	Watchdog Timer Clock Selection	0, 0	CLKRC (RC frequency can be changed)
			0, 1	CLKRC (RC frequency change causes Reset)
			1, 0	CLKMC (Main Clock)
			1, 1	CLKSC (Sub Clock)
3, 2, 1, 0	WTI3, WTI2, WTI1, WTI0	Watchdog Timer Interval Selection	0, 0, 0, 0	2 <sup>9</sup> / CLKWT
			0, 0, 0, 1	2 <sup>10</sup> / CLKWT
			0, 0, 1, 0	2 <sup>11</sup> / CLKWT
			0, 0, 1, 1	2 <sup>12</sup> / CLKWT
			0, 1, 0, 0	2 <sup>13</sup> / CLKWT
			0, 1, 0, 1	2 <sup>14</sup> / CLKWT
			0, 1, 1, 0	2 <sup>15</sup> / CLKWT
			0, 1, 1, 1	2 <sup>16</sup> / CLKWT
			1, 0, 0, 0	2 <sup>17</sup> / CLKWT
			1, 0, 0, 1	2 <sup>18</sup> / CLKWT
			1, 0, 1, 0	2 <sup>19</sup> / CLKWT
			1, 0, 1, 1	2 <sup>20</sup> / CLKWT
			1, 1, 0, 0	2 <sup>21</sup> / CLKWT
			1, 1, 0, 1	2 <sup>22</sup> / CLKWT
			1, 1, 1, 0	2 <sup>23</sup> / CLKWT
			1, 1, 1, 1	2 <sup>24</sup> / CLKWT

### 2.2.2 Watchdog Timer Clear Pattern register (WDTCP)

This 8-Bit Register is used for starting the Watchdog by writing a value to it. There are two ways of clearing the Watchdog.

- Clear by pattern: First writing a value unequal to 0x00. The next timer clear access has to be done by the inverted pattern (exclusive-or with 0xFF). Again the next clear has to be done by the original pattern, and so on. The corresponding software example is discussed in section 3.2.
- Clear by 0x00: Writing 0x00 to the WDTCP clears the watchdog. The corresponding software example is discussed in section 3.1.

Please note that both methods cannot be used together. Please also note that the Watchdog cannot be disabled once enabled. Only reset (any kind of) disables it.

### 2.2.3 Reset Cause and Clock Status Register (RCCSR/RCCSRC)

If a Watchdog reset has occurred it is indicated by the WRST-Bit (13) of the Reset Cause and Clock Status Register (RCCSR/RCCSRC). This register can be accessed at two addresses. A read access to address 0x040B (RCCSRC) clears all bits of the register after reading while a read access to address 0x040D (RCCSR) does not change the status of the register. The corresponding software example is discussed in section 3.3.

### 3 Watchdog Timer Examples

Following sections show sample code for Watchdog

#### 3.1 Timer Clear by 0x00

```
void InitWatchdog(void)
{
    WDTC = 0x20;    // Clock Source: Main Clock, Interval=2^9/CLKWT=128 μs @ 4MHz
                   // of CLKMC
    WDTCP = 0x00;   // Clear by 0x00, enable Watchdog
}

void main(void)
{
    . . .

    InitWatchdog(); // Start Watchdog Timer

    . . .

    WDTCP = 0x00;   // Reset Watchdog Timer

    . . .
}
```

### 3.2 Timer Clear by Pattern

```
unsigned char wd_pattern;

void InitWatchdog(void)
{
    WDTC = 0x20;           // Clock Source: Main Clock, Interval=2^9/CLKWT=128 μs
                          // @ 4MHz of CLKMC
    wd_pattern = 0x55;
    WDTCP = wd_pattern;    // Clear by pattern, enable Watchdog
}

void WatchdogReset(void)
{
    wd_pattern ^= 0xFF;    // make complementary data
    WDTCP = wd_pattern;
}
```

```
void main(void)
{
    . . .

    InitWatchdog();        // Start Watchdog Timer

    . . .

    WatchdogReset();       // Reset Watchdog Timer

    . . .
}
```

### 3.3 Determining Watchdog Reset

```
void DetermineWtReset(void)
{
    unsigned char reset_cause;

    reset_cause = RCCSRC;      // Read reset cause, also clear it

    if (reset_cause & 0x20)    // Is reset caused by watchdog overflow?
    {
        // Reset caused by watchdog overflow,
        // Take appropriate action
    }
}
```

## 4 Additional Information

Information about Cypress Microcontrollers can be found on the following Internet page:

<http://www.cypress.com/cypress-microcontrollers>

The software example related to this application note is:

96340\_wdtmr\_wdreset.s

It can be found on the following Internet page:

<http://www.cypress.com/16lx>

## 5 Document History

Document Title: AN205499 - F<sup>2</sup>MC-16FX Family, Watchdog Timer and Watchdog Reset

Document Number:002-05499

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	NOFL	05/02/2006	Initial release
			12/18/2006	Reviewed the document and updated with review findings
			02/20/2007	Updated with re-review findings
			08/13/2007	Add more information about RCCSR, typos fixed
*A	5063392	NOFL	03/29/2016	Migrated Spansion Application Note MCU-AN-300206-E-V13 to Cypress format
*B	5869194	AESATP12	08/31/2017	Updated logo and copyright.

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

## Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmic">cypress.com/pmic</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

## PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

## Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

## Technical Support

[cypress.com/support](http://cypress.com/support)



Cypress Semiconductor  
198 Champion Court  
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2006-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.