How to use iMOTION™ Configurable UART

About this document

Scope and purpose

This application note provides examples of how to use the iMOTION™ Configurable UART for a given application and describes the methods available to the Configurable UART.

Intended audience

This application note is intended for customers who want to understand how to use the iMOTION™ Configurable UART for their application.

Table of contents

1 Configurable UART Overview

1.1 Introduction

The latest software release of iMOTION™ MCE (Motion Control Engine) supports two kinds of UART communication options for customers. One option is to follow predefined User Mode UART communication protocol, and the other option is to implement a customized UART communication protocol by using Configurable UART function.

The User Mode UART communication protocol is designed to provide a simple, reliable, and scalable communication method for motor control applications. The protocol is simple so that it can be easily implemented even in low-end microcontrollers which work as a master to control the MCE and the motor. It supports one-master-multiple-slave networking topology (up to 15 slave nodes on the same network) which is required in some industrial fan/pump applications. Each UART command is processed every 1ms. If you want to know detailed information about the User Mode UART communication protocol, you can refer to section 2.3 of the MCE Software Reference Manual [1].

If users want to implement a customized UART communication protocol, it can be realized by using the Configurable UART API described in this document. The Configurable UART function is supported by the Script Engine. The Script Engine is a lightweight virtual machine running in MCE and enables users to implement system-level functionalities beyond motor control and PFC.

1.2 Overview

The Configurable UART function is a customizable communication protocol that can realize user defined, or industry standard communication protocols. The Configurable UART function has two different modes of operation and depending on the communication protocol one is more useful than another. One is the Buffer Mode UART, and the other is the FIFO Mode UART. The Buffer Mode UART is a simple mode that handles the network layer processing at the firmware. In contrast, the FIFO mode UART does not do any network layer handling but lets the user handle the network layer using script code. As shown in Figure 1, when using the Configurable UART function, MCE firmware and part of the relevant hardware peripheral handle, the physical layer and the data link layer while allowing the user to implement the network, and application layer using scripting.



Figure 1 Communication Protocol Layers

Configurable UART Overview

To implement a desired protocol, one must use the Configurable UART APIs along with the Script Engine. Table 1 is a complete list of the Configurable UART APIs available to a user. For more information regarding the Script Engine or Configurable UART APIs please refer to [2] and [1] respectively.

Table 1 Configurable UART API

API name	Brief description
UART_DriverInit()	Initializes the UART hardware driver.
UART_DriverDeinit()	De-initializes the UART hardware driver.
UART_FifoInit()	Initialize UART hardware FIFO.
UART_BufferInit()	Initialize UART software buffer.
UART_GetStatus()	Get the status word for the UART communication status.
UART_GetRxDelay()	Returns the delay time between receive frames.
UART_Control()	Writes to the Control Word that defines UART control commands.
UART_RxFifo()	Returns one byte from the receive FIFO.
UART_TxFifo()	Puts one byte to the transmit FIFO.
UART_RxBuffer()	Returns one byte from the receive buffer from a specified location.
UART_TxBuffer()	Puts one byte in the transmit buffer at a specified location.

1.3 UART Hardware Driver

Figure 2 shows the structure of the UART driver. Using `UART_DriverInit()` users are able to select important parameters related to the UART hardware such as: UART channel, baudrate, data bits, stop bits, parity, or inversion of the tx and rx signals. Before either Buffer Mode or FIFO Mode can be used the user must first initialize the hardware driver. For details about UART driver initialization please refer to [1].



Figure 2 UART Hardware Driver Overview

2 Buffer Mode

2.1 Buffer Mode Description

The Buffer Mode is a UART mode that utilizes the MCE firmware to handle the physical layer, data link layer, and timing related parts of the network layer. As a result, the user can access the buffered data and handle the upper layers without needing to fuss around with the network layer. One limitation with Buffer Mode is that the number of data bytes in a frame needs to be fixed. The Buffer Mode is configurable by initialization and provides access to the data buffers and status information during runtime. Figure 3 is an overview of the Buffer Mode state machine.



Figure 3 Buffer Mode State Machine

Buffer Mode

Table 2 State Description and Transition

State	State Functionality	Transition Event	Next Sequence State
FRAME_START	Bytes are received and compared with a FRAME_FLAG. Any bytes not matching FRAME_FLAG are ignored, and a matching byte signifies the transition event.	Received byte matches a known FRAME_FLAG.	FRAME_RECEIVE
FRAME_RECEIVE	Bytes are received up to the frame length, and the receive delay timer is stopped. Once all bytes have been received, the receive delay timer starts again[1].	If bytes received is equal to the frame length.	FRAME_DELAY
		If time from first received byte to last received byte is greater than rxTimeout.	FRAME_START
FRAME_DELAY	The state machine remains in this state for the configured transmit delay.	When txDelay is met, and sendTxBuffer is true.	FRAME_TRANSMIT
FRAME_TRANSMIT	The transmit buffer is sent. A delay between each byte can be configured[2].	When frame flag is invalid.	FRAME_RECEIVE
		When all bytes of transmit frame has been sent, and frame flag is valid.	FRAME_START

Note: For more information regarding timing related parameters please refer to [1].

2.2 Buffer Mode Custom Protocol Example

Let's implement a custom protocol to give an idea on how one would implement their own. The following are requirements of our custom protocol:

Table 3

Requirements	Details
baudrate	115,200 bps
physical layer	RS-232
UART frame bits	1 stop bit, 8 data bits, no parity
bytes per frame	9
maximum transmit delay	20 ms, this is the maximum acceptable delay upon the MCE slave receiving a data frame.
Commands	Must support at least 3 commands: Start motor/Set Speed, stop motor, Get status
frame checking	Must perform checksum of each frame

2.2.1 Initializing Buffer Mode

First, we need to initialize our Script Engine settings, UART driver, and configure the Buffer mode to meet our requirements. In Code Listing 1 lines 2 – 7 we initialize the script version, set the script start command, and set the execution steps for Task1. To meet our maximum transmit delay, we set the execution period of Task1 to 20 ms. This ensures we do not miss a data frame within a 20 ms interval. For more information regarding Script settings please refer to [2].

Using `UART_DriverInit()` we set the baudrate to 115,200 bps, set 1 stop bit, set 8 data bits, set no parity, set the UART channel to UART 1, and disable logic inversion of the UART signals. After this, we call `UART_BufferInit()` to set a few important settings with respect to our protocol:

- We have a max transmit delay of 20 ms but no minimum transmit delay. To ensure we meet this requirement we set all delays (txDelay, txByteDelay) to zero.
- RxTimeout is the time between receiving the first and last byte of a receive frame. If our baudrate is 115,200 bps we expect to receive our entire frame of 9 bytes within 1 ms. To give some room for error we set our RxTimeout to 3 ms.
- We set txDataLength and rxDataLength to 8 to meet our 9 byte per frame requirement. Buffer Mode automatically inserts an additional byte at the beginning of a frame for signifying the start of a receive, and transmit data frame. This beginning byte is specified by rxFlag, and txFlag respectively.

Code Listing 1 initializes the UART driver, and Buffer handler based on our protocol requirements.

Code Listing 1 Driver and Buffer Initialization

```
001  /*****Script Settings****************************************/
002  /*Script version value should be 255.255*/
003  #SET SCRIPT_USER_VERSION (1.02)
004  /*Script execution time for Task1 in 10mS, maximum value
005  65535*/
006  #SET SCRIPT_TASK1_EXECUTION_PERIOD (2)
007  /* Start command, Task0: Bit0, Task1: Bit1; if bit is set,
008  script executes after init */
009  #SET SCRIPT_START_COMMAND (0x3)
010  /* Script Task1 step, this defines the number of lines to be
011  executed every 10mS*/
012  #SET SCRIPT_TASK1_EXECUTION_STEP (200)
013  /*********************************************************/
014
015  Script_Task1_init()
016  {
017    /* Driver initialization */
018    /* channel: 1, rxInvert: 0, txInvert: 0, baudrate: 115200,
019    dataBits: 8, parity: 0, stopBits: 1 */
020    UART_DriverInit(1, 0, 0,115200, 8, 0, 1);
021
022    /* Buffer initialization */
023    /* halfDuplex: 0, rxTimeout: 3, txDelay: 0, txByteDelay:
024    0, rxFlag: 0xA5, txFlag: 0x5A, rxDataLength: 8,
025    txDataLength: 8 */
026    UART_BufferInit(0, 3, 0, 0, 0xA5, 0x5A, 8, 8);
027  }
```

2.2.2 Receive Frame Structure

Next is the need to construct a receive frame that meets our requirements. Figure 4 is an example of a receive data frame that meets our basic requirements along with some null data to pad the rest of the frame.

Master⟶Slave	0xA5	Process Command (1 byte)	TargetSpeed (2 bytes)	0x00	0x00	0x00	0x00	Checksum (1 byte)

Figure 4 Receive frame example

Table 4 specifies the details of the receive data frame structure. The master is responsible for sending a data frame in this format to the MCE slave.

Table 4 Receive frame structure details

Byte number	Name	Description
1	rxFlag	The first byte signifying the beginning of a receive data frame, specified in `UART_BufferInit()`.
2	Process Command	This byte specifies which command is to be executed by the MCE slave. 1: Start motor, set speed 2: Stop motor 3: Get status information
3,4	TargetSpeed	Two bytes, in little endian ordering, that specify the TargetSpeed of the motor.
5,6,7,8	Null data	These bytes are filled with zeros to pad the rest of the frame.
9	Checksum	This byte is the checksum value for bytes 1-8. Checksum = -1*(byte1+byte2+…byte8)

2.2.3 Transmit Frame Structure

After deciding what data is going to be received from a master we need to construct a frame to transmit back to the master. Figure 5 is an example of a transmit data frame that contains all of the information needed to meet our protocol.

Slave ⟶ Master	0x5A	TargetSpeed (2 bytes)	Command (1 byte)	PFC_Command (1 byte)	0x00	0x00	0x00	Checksum (1 byte)

Figure 5 Transmit frame example

Table 5 specifies the details of the transmit data frame structure. The MCE slave will send this receive frame in response to a correct command from the Master.

Buffer Mode

Table 5 Transmit frame structure details

Byte number	Name	Description
1	txFlag	The first byte signifying the beginning of a transmit data frame, specified in `UART_BufferInit()`.
2, 3	TargetSpeed	Two bytes in little endian ordering, that specify the TargetSpeed of the motor.
4	Command	This byte specifies whether the motor is in a stop or start state. 1: Start 0: Stop
5	PFC_Command	This byte specifies whether the PFC is in a stop or start state. 1: Start 0: Stop
6,7,8	Null data	These bytes are filled with zeros to pad the rest of the frame.
9	Checksum	This byte is the checksum value for bytes 1-8. Checksum = -1*(byte1+byte2+…byte8)

2.2.4 Error Frame

We need to construct an error frame when an invalid checksum is received by the MCE slave. Figure 6 is an example of an error frame that is sent when an invalid checksum is received.

Slave → Master	0x5A	Checksum (1 byte)	0xEE	0xEE	Checksum (1 byte)	0x00	0x00	0x00	0x00

Figure 6 Error frame example

Table 6 specifies the details of the error frame structure. The MCE slave will send this frame in response if the Master sends a data frame with an incorrect checksum.

Table 6 Error frame structure details

Byte number	Name	Description
1	txFlag	The first byte signifying the beginning of a transmit data frame, specified in `UART_BufferInit()`.
2	Checksum	The correctly calculated checksum from the last received data frame.
3,4	Constants	Two-byte constants placed in the frame to signify an error.
5	Checksum	The correctly calculated checksum from the last received data frame.
6,7,8,9	Null data	Null data to pad the frame.

2.2.5 Protocol Implementation using Buffer Mode

In `Script_Task1()`, using `UART_GetStatus()`, we poll for the `isRxBufferFull` bit. Polling for this bit lets us know that we have received one frame that has filled the size of the Buffer.

Next, we calculate the checksum and compare it against the checksum from the received data frame. If it's correct, we execute one of the commands based on the Command byte, if the checksum is not correct, we send an error frame with the correct checksum.

Finally, we insert bytes into our transmit data frame using `UART_TxBuffer()`, while specifying an index for each byte. Once our entire transmit data frame has been constructed we can initiate a transmission by calling `UART_Control()` and setting the `SendTxBuffer` bit.

Code Listing 2 Buffer Mode Code Implementation

```
001         Script_Task1()
002         {
003           const int START_TX_BYTE = 0x5A;
004           const int LOW_BYTE_MASK = 0xFF;
005
006           int checksum_rx;
007           int checksum_tx;
008           int status;
009
010           status = UART_GetStatus();
011
012           /*UART_IsRxBufferFull*/
013           if( status & 0x0100)
014           {
015             checksum_rx = (-(0xA5 + UART_RxBuffer( 0 ) + UART_RxBuffer(1) +
    UART_RxBuffer( 2 )) ) & 0xFF;
016
017             if(checksum_rx == UART_RxBuffer(3))
018             {
019               if(UART_RxBuffer(0) == 1) // Set Speed, Start motor, Start PFC
020               {
021                 TargetSpeed = UART_RxBuffer(1) | (UART_RxBuffer(2)<< 8);
022                 Command = 1;
023                 PFC_Command = 1;
024                 checksum_tx = (-
    (START_TX_BYTE+(TargetSpeed>>8)+(TargetSpeed&LOW_BYTE_MASK)+(Command&LOW_BYTE
    _MASK)+(PFC_Command&LOW_BYTE_MASK))) & LOW_BYTE_MASK;
025
026                 UART_TxBuffer(0, TargetSpeed>>8 );
027                 UART_TxBuffer(1, TargetSpeed & LOW_BYTE_MASK );
028                 UART_TxBuffer(2, Command & LOW_BYTE_MASK);
029                 UART_TxBuffer(3, PFC_Command & LOW_BYTE_MASK);
030                 UART_TxBuffer(4, 0x00);
031                 UART_TxBuffer(5, 0x00);
032                 UART_TxBuffer(6, 0x00);
033                 UART_TxBuffer(7, checksum_tx);
034
035               }
036               if(UART_RxBuffer(0) == 2)/*Set speed to min speed, Stop motor,
    stop
037               PFC*/
038               {
039                 Command = 0;
040                 PFC_Command = 0;
041                 TargetSpeed = MinSpd;
```

Buffer Mode

Code Listing 2 Buffer Mode Code Implementation

```
042                 checksum_tx = (-(START_TX_BYTE + (TargetSpeed>>8)
   +(TargetSpeed&LOW_BYTE_MASK) + (Command&LOW_BYTE_MASK) +
   (PFC_Command&LOW_BYTE_MASK))) & LOW_BYTE_MASK;
043
044                 UART_TxBuffer(0,TargetSpeed>>8 );
045                 UART_TxBuffer(1,TargetSpeed & LOW_BYTE_MASK );
046                 UART_TxBuffer(2,Command & LOW_BYTE_MASK);
047                 UART_TxBuffer(3,PFC_Command & LOW_BYTE_MASK);
048                 UART_TxBuffer(4, 0x00);
049                 UART_TxBuffer(5, 0x00);
050                 UART_TxBuffer(6, 0x00);
051                 UART_TxBuffer(7,checksum_tx);
052               }
053               if(UART_RxBuffer(0) == 3) // Get status information
054               {
055                 checksum_tx = (-(START_TX_BYTE + (TargetSpeed>>8) +
   (TargetSpeed & LOW_BYTE_MASK) + (Command & LOW_BYTE_MASK) + (PFC_Command &
   LOW_BYTE_MASK))) & LOW_BYTE_MASK;
056
057                 UART_TxBuffer(0,TargetSpeed>>8 );
058                 UART_TxBuffer(1,TargetSpeed & LOW_BYTE_MASK );
059                 UART_TxBuffer(2,Command & LOW_BYTE_MASK);
060                 UART_TxBuffer(3,PFC_Command & LOW_BYTE_MASK );
061                 UART_TxBuffer(4, 0x00);
062                 UART_TxBuffer(5, 0x00);
063                 UART_TxBuffer(6, 0x00);
064                 UART_TxBuffer(7,checksum_tx);
065               }
066             }
067             else
068             { // incorrect checksum received, send correct checksum
069               UART_TxBuffer(0,checksum_tx);
070               UART_TxBuffer(1,0xEE);
071               UART_TxBuffer(2,0xEE);
072               UART_TxBuffer(3,checksum_tx);
073               UART_TxBuffer(4, 0x00);
074               UART_TxBuffer(5, 0x00);
075               UART_TxBuffer(6, 0x00);
076               UART_TxBuffer(7, 0x00);
077             }
078
079             /* UART_SendTxBuffer | UART_ClrRxBufferFlag */
080             UART_Control( 0x0500);
081           }
082         }
```

2.2.6 Performance Evaluation

Given a 10 kHz inverter frequency, and 33 kHz PFC frequency while both motor and PFC are running the following metrics were taken:

- When a data frame is received, the script takes less than 1 ms to run and begin transmission of a data frame.
- Sending data frames at an interval of 150 ms for an extended period of time, the MCE slave was able to respond correctly, within 20 ms, and with no issues.

Buffer Mode

- The CPU load average was 69 % and CPU load peak was 72 %.
    - Script_Task1 does not affect CPU load as it gets what is left of the CPU bandwidth.
- It required 3 RAM variables, and 2 constants (although one could do without the constants).

3 FIFO Mode

3.1 FIFO Mode Description

FIFO Mode is another configuration of the Configurable UART. It is a simple protocol based on the first-in-first-out principle that ensures that the sequence of transferred data words is respected. Unlike Buffer Mode, the FIFO Mode does not have a state machine but rather, it is a simple firmware wrapper around the FIFO hardware. Any received data is captured by the hardware buffer and can be retrieved on a first-in-first-out basis. Any data that is loaded in the transmit FIFO begins transmission immediately. Therefore, FIFO Mode supports variable number of data bytes in a frame. Figure 7 is a diagram that represents the flow of data in FIFO Mode, and what layers are responsible for handling portions of the data flow.



Figure 7 FIFO Mode Diagram

The advantage of FIFO Mode is that it has much more flexibility and, doesn't have as much underlying firmware overhead associated. The disadvantage is that it is not as simple to use as Buffer Mode. With FIFO mode, data can only be sent and received on a first-in-first-out basis and, the timing requirement associated with the network layer must be implemented using scripting by the user.

3.2 FIFO Mode Custom Protocol Example

Let's implement the same protocol as described in section 2.2.

3.2.1 Initializing FIFO Mode

Nothing about the UART driver initialization or the Script settings needs to change. All we need to do is initialize our FIFO by setting the size of our receive and transmit data frames respectively. We do this by setting rxFifoSize, and txFifoSize to 9 using `UART_FifoInit()`. This sets the receive, and transmit FIFO sizes to 9 bytes each.

Code Listing 3

```
001         /*****Script Settings*****************************************/
002         /*Script version value should be 255.255*/
003         #SET SCRIPT_USER_VERSION (1.02)
004         /*Script execution time for Task1 in 10mS, maximum value
005         65535*/
006         #SET SCRIPT_TASK1_EXECUTION_PERIOD (10)
007         /* Start command, Task0: Bit0, Task1: Bit1; if bit is set,
008         script executes after init */
009         #SET SCRIPT_START_COMMAND (0x3)
010         /* Script Task1 step, this defines the number of lines to be
011         executed every 10mS*/
012         #SET SCRIPT_TASK1_EXECUTION_STEP (200)
013         /************************************************************/
014
015         Script_Task1_init()
016         {
017           UART_DriverInit(1 /*channel*/, 0 /*rxInvert*/, 0
018           /*txInvert*/, 115200 /*baudrate*/, 8 /*dataBits*/, 0
019           /*parity*/, 1 /*stopBits*/);
020           UART_FifoInit(9 /*rxFifoSize*/, 9 /*txFifoSize*/);
021         }
```

Other than the initialization of FIFO Mode nothing else about our protocol needs to change. Please refer to 2.2.2, 2.2.3, and 2.2.4 on the structure of the receive, transmit, and error data frames. We can go straight to Script code implementation.

3.2.2 Protocol Implementation using FIFO Mode

In `Script_Task1()`, using `UART_GetStatus()`, we poll for the `isRxFifoFull` bit. Polling for this bit lets us know that we have a received one frame that has filled the size of the FIFO.

Once we have received a data frame we store all the bytes from the frame byte by byte in first-in-first-out order using `UART_RxFifo()`. After, we clear the receive FIFO by setting `ClrRxFIFO` bit using `UART_Control()`.

Next, we calculate the checksum and compare it against the checksum from the received data frame. If it's correct, we execute one of the commands based on the Command byte, if it's not, we send an error frame with the correct checksum.

Finally, we send a transmit frame byte by byte using `UART_TxFIFO()`, keeping in mind the first byte in the FIFO is the first byte transmitted over the line.

FIFO Mode

Code Listing 4 FIFO Mode Code Implementation

```
001         Script_Task1()
002         {
003           const int UART_STATUS_RX_FIFO_FULL = 0x0002;
004           const int UART_CONTROL_CLEAR_RX_FIFO = 0x0002;
005           const int UART_CONTROL_CLEAR_TX_FIFO = 0x0008;
006           const int START_RX_BYTE = 0xA5;
007           const int START_TX_BYTE = 0x5A;
008           const int LOW_BYTE_MASK = 0xFF;
009
010           int rx_status;
011           int start;
012           int cmd;
013           int speed_l;
014           int speed_h;
015           int checksum_pc;
016           int checksum_calc;
017           int temp;
018
019
020           rx_status = UART_GetStatus();
021           if( rx_status &  UART_STATUS_RX_FIFO_FULL)
022           {
023             start = UART_RxFifo();  // start byte
024             cmd = UART_RxFifo();    // cmd byte
025             speed_l = UART_RxFifo();// speed low byte
026             speed_h = UART_RxFifo();// speed high byte
027             temp = UART_RxFifo();   // null data
028             temp = UART_RxFifo();   // null data
029             temp = UART_RxFifo();   // null data
030             temp = UART_RxFifo();   // null data
031             checksum_pc = UART_RxFifo();
032             UART_Control(UART_CONTROL_CLEAR_RX_FIFO);
033
034             checksum_calc = (-(start + cmd + speed_l + speed_h)) &
    LOW_BYTE_MASK;
035             if(checksum_pc == checksum_calc)
036             {
037               if(cmd == 1) // Set Speed, Start motor, Start PFC
038               {
039                 TargetSpeed = speed_l | (speed_h << 8);
040                 Command = 1;
041                 PFC_Command = 1;
042                 checksum_calc = -(START_TX_BYTE + (TargetSpeed>>8) +
    (TargetSpeed&LOW_BYTE_MASK) + (Command&LOW_BYTE_MASK) +
    (PFC_Command&LOW_BYTE_MASK)) & LOW_BYTE_MASK;
043
044                 UART_TxFifo(START_TX_BYTE);
045                 UART_TxFifo( TargetSpeed>>8 );
046                 UART_TxFifo( TargetSpeed & LOW_BYTE_MASK );
047                 UART_TxFifo(Command & LOW_BYTE_MASK);
048                 UART_TxFifo(PFC_Command & LOW_BYTE_MASK);
049                 UART_TxFifo(0x00);
050                 UART_TxFifo(0x00);
051                 UART_TxFifo(0x00);
052                 UART_TxFifo(checksum_calc);
053               }
054               if(cmd == 2)/*Set speed to min speed, Stop motor, stop
```

FIFO Mode

Code Listing 4 FIFO Mode Code Implementation

```
055                PFC*/
056                {
057                  Command = 0;
058                  PFC_Command = 0;
059                  TargetSpeed = MinSpd;
060                  checksum_calc = -(START_TX_BYTE + (TargetSpeed>>8) +
   (TargetSpeed&LOW_BYTE_MASK) + (Command&LOW_BYTE_MASK) +
   (PFC_Command&LOW_BYTE_MASK)) & LOW_BYTE_MASK;
061
062                  UART_TxFifo(START_TX_BYTE);
063                  UART_TxFifo( TargetSpeed>>8 );
064                  UART_TxFifo( TargetSpeed & LOW_BYTE_MASK );
065                  UART_TxFifo(Command & LOW_BYTE_MASK);
066                  UART_TxFifo(PFC_Command & LOW_BYTE_MASK);
067                  UART_TxFifo(0x00);
068                  UART_TxFifo(0x00);
069                  UART_TxFifo(0x00);
070                  UART_TxFifo(checksum_calc);
071                }
072                if(cmd == 3) // Get status information
073                {
074                  checksum_calc = -(START_TX_BYTE + (TargetSpeed>>8) +
   (TargetSpeed&LOW_BYTE_MASK) + (Command&LOW_BYTE_MASK) +
   (PFC_Command&LOW_BYTE_MASK)) & LOW_BYTE_MASK;
075
076                  UART_TxFifo(START_TX_BYTE);
077                  UART_TxFifo( TargetSpeed>>8 );
078                  UART_TxFifo( TargetSpeed & LOW_BYTE_MASK );
079                  UART_TxFifo(Command & LOW_BYTE_MASK);
080                  UART_TxFifo( PFC_Command & LOW_BYTE_MASK );
081                  UART_TxFifo(0x00);
082                  UART_TxFifo(0x00);
083                  UART_TxFifo(0x00);
084                  UART_TxFifo(checksum_calc);
085                }
086              }
087              else
088              { // incorrect checksum received, send correct checksum
089                UART_TxFifo(START_TX_BYTE);
090                UART_TxFifo(checksum_calc);
091                UART_TxFifo(0xEE);
092                UART_TxFifo(0xEE);
093                UART_TxFifo(checksum_calc);
094                UART_TxFifo(0x00);
095                UART_TxFifo(0x00);
096                UART_TxFifo(0x00);
097                UART_TxFifo(0x00);
098              }
099            }
100          }
```

3.2.3 Performance Evaluation

Given a 10 kHz inverter frequency, and 33 kHz PFC frequency while both motor, and PFC are running the following metrics were taken:

- When a data frame is received, the script takes less than 1 ms to run and transmit a data frame.
- Sending data frames at an interval of 150 ms for an extended period of time, the MCE slave was able to respond correctly, within 20 ms, and with no issues.
- The CPU load average was 69 % and CPU load peak was 72 %.
    - Script_Task1 does not affect CPU load as it gets what is left of the CPU bandwidth.
- The script required 8 RAM variables, and 6 constants.
- With class B software enabled CPU load average was 75 % and CPU load peak was 77 %.
    - Average CPU load value would swing from 68 % to 75 %.

4 Guidelines & Limitations

4.1 Buffer Mode vs FIFO Mode

For a given application it may be difficult to decide whether a user should use Buffer or FIFO mode in implementing their custom protocol. The below comparison table should be used to help make this decision.

Table 7 Buffer vs FIFO Mode Comparison

Features	Buffer	FIFO
Maximum frame size supported	9 bytes	31 bytes
Implements part of the network layer?	Yes	No
Random access?[1]	Yes	No
Maximum Baudrate supported	115,200 bps	230,400 bps
Supports half duplex?	Yes	Yes
Additional CPU load[2]	Yes	No

1. *Random access: is the ability to select specific bytes in a data structure. FIFO Mode is not a random access data structure whereas, Buffer Mode is.*
2. *Additional CPU load: is incurred because of the underlying firmware associated with each mode. Buffer Mode contains a state machine in firmware whereas, FIFO Mode does not.*

One other thing to consider is, as mentioned in section 2.2.6 and 3.2.3, FIFO mode requires more RAM to be used in the Script code implementation. This is because we couldn't randomly access the data in the receive FIFO, we have to place the data in a variable and use it later on in the script. Whereas in Buffer Mode a user can randomly access the data from the buffer using `UART_TxBuffer()` API, and specifying an index for the byte that is desired.

4.2 Limitations

Please refer to Table 8 and Table 9 for limitations of the Buffer and FIFO modes.

Table 8 Limitations of Buffer Mode

Limitation	Explanation
Maximum frame size	The maximum frame size for Buffer Mode configuration is 8 bytes (not including rxFlag/txFlag).
Maximum baudrate	The maximum baudrate supported by Buffer Mode is 115,200 baud per second.
Class B issue	When Class B safety tests are enabled the Buffer Mode UART eventually enters failsafe mode due to the stack overflow test failing. If one desires customized UART protocol while enabling Class B safety tests, it is advised to use FIFO Mode instead.
Task 0	We do not recommend using Task 0 when also using Buffer mode as this may interfere with the Buffer Mode state machine. If Task 0 must be used, it must only be used for time critical operations.
CPU limit	When CPU limit approaches 90% one may see issues with Buffer Mode as CPU bandwidth becomes scarce.

Table 9 Limitations of FIFO Mode

Limitation	Explanation
Maximum frame length	The maximum frame length supported by FIFO mode is 31 bytes.
Maximum baudrate	The maximum baudrate support by FIFO mode is 230,400 baud per second.
Task 0	Task 0 may affect CPU loading, which in turn could affect one's communication protocol. If Task 0 must be used, it must only be used for time critical operations.
Class B issue	Depending on the complexity of the script, motor frequency, and PFC frequency one may run into issues with Class B software entering failsafe mode. This is due to excessive stack consumption triggering Class B software to enter failsafe mode.

4.3 Guidelines

Here are some general guidelines for determing if the Configurable UART can implement one's desired protocol:

1. The maximum data frame supported by FIFO Mode is 31 bytes and is the maximum data frame supported by the Configurable UART.
2. If an application requires motor, PFC, Class B safety tests, and Configurable UART a user must be weary of CPU load issues, and issues with script complexity.
    a. Depending on the PFC and inverter frequency one may run into limits of the CPU. The drive may enter failsafe mode if CPU load goes above 95 %.
    b. The drive may also enter failsafe mode depending on the complexity of the Script. This is mainly due to constraints on the stack and how a user writes his/her Script code may consume more stack than necessary. Please refer to [2] on how to reduce stack consumption in Script code.
3. It is possible to implement half duplex communication but only with Buffer Mode.
    a. Buffer Mode can directly support this through `BufferInit()` API by setting the halfDuplex parameter.
4. The Configurable UART natively supports packet-at-a-time receiving on fixed length packets.
    a. This means that a user need only poll for when the FIFO or Buffer is full to detect an entire packet.
    b. The Configurable UART only uses fixed length packets to detect an entire frame whereas, other protocols may use different schemes to detect a packet.
5. FIFO Mode supports variable length transmit frame sizes.
6. The Configurable UART does not have any API to signify the completion of a transmission.

5 References

[1] iMOTION™ Motor Control Engine Software Reference Manual (REV 1.3).

[2] How to use iMOTION™ script language (REV 1.1).

Revision history

Document version	Date of release	Description of changes
V 1.0	2021-08-11	Initial Release

Trademarks
All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-08-11

Published by

Infineon Technologies AG

81726 Munich, Germany

Do you have a question about this document?

Email: erratum@infineon.com

Document reference
AN2021-10

IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (**www.infineon.com**).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.