

S29GL-N (32 Mb/64 Mb) Package Routing Guide

AN201317 provides a general routing guide for packages (substrate and/or lead frame) designed with S29GL-N, 32 Mb and 64 Mb, die.

1 Introduction

This document provides a general routing guide for packages (substrate and/or lead frame) designed with S29GL-N, 32 Mb and 64 Mb, die.

This document does not eliminate the need for customer signal integrity/power delivery simulations. Customers should use Cypress provided IBIS models for signal timing/crosstalk simulations.

2 Signal Descriptions

The following table describes various pads used in the S29GL-N die.

Signal/Supply Pad Name	Description
A21-A0	Address inputs
DQ7-DQ0	Data I/O
CE#	Chip Enable Input
OE#	Output Enable Input
WE#	Write Enable Input
ACC/WP	Program Acceleration input/Hardware Write Protect input
RD/BY	Ready/Busy input
BYTE#	Selects 8-bit or 16-bit mode
RST#	Hardware Reset input
V _{CCQ}	Output Buffer Power
V _{CC}	3.0 volt only single power supply
V _{SS}	Device ground

3 Signal Groupings

The following table describes various signal/supply groupings to assist in package routing/signal integrity simulations.

Signal/Supply Group	Description
A21-A0	Address inputs
DQ7-DQ0	Data I/O
CE#, OE#, WE#	Control signals
ACC/WP, RD/BY, BYTE#, RST#	Miscellaneous
V _{CCQ} , V _{CC} , V _{SS}	Supply

4 Supply Routing Guidelines

We recommended that you meet or exceed the following supply routing recommendations:

- Provide a dedicated V_{CC} ball for V_{CC} pad.
- Provide a dedicated V_{CCQ} ball for V_{CCQ} pad if using V_{CCQ} functionality (Models 1 and 2).

- Provide at least two dedicated V_{SS} ball for flash. All V_{SS} balls should be shorted together in the substrate.
- Maintain a low inductance and resistance path from supply pad (V_{CC} , V_{SS} or V_{CCQ}) to solder ball.
- Keep path inductance for each of the supply nets (from each supply pad to its solder ball) ≤ 3 nH.
- Keep path resistance for each of the supply nets (from each supply pad to its solder ball) ≤ 100 m Ω .
- Except for necking/bondfinger breakout region, maintain supply ($V_{CC}/V_{CCQ}/V_{SS}$) trace width ≥ 100 μ m (wider the better).
- Route V_{CC} and/or V_{CCQ} close to V_{SS} trace (regardless of the bondwire location) to maintain $V_{CC}-V_{SS}$ and $V_{CCQ}-V_{SS}$ inductance loop constant. In general, a 50 μ m separate between V_{CC}/V_{SS} supply traces is ideal, whenever possible.
- Select V_{CC} and V_{SS} solder ball location next to each other on the ball map.
- In Models 1 and 2 (where V_{IO} where V_{CCQ} is bonded out) V_{CC} trace should not be routed next to V_{CCQ} . Provide V_{SS} isolation traces (150 μ m minimum width as much as possible) to avoid V_{CC} noise coupling onto V_{CCQ} and vice-versa.
- While doing layer transitions in a BGA substrate use dual vias as much as possible to reduce via current crowding.

5 Signal Routing Guidelines

We recommend that you meet or exceed the following signal routing recommendations:

- Maintain all DQ routing within ± 1 nH of each other. Limit DQ routing to ≤ 5 nH.
- Maintain all address routing within ± 1 nH of each other. Limit address routing to ≤ 7 nH.
- Maintain all DQ routing within ± 1 nH of WE#. Maintain all address routing within ± 2 nH of /WE.
- CE# and OE# routing should be limited to ≤ 7 nH.
- All other signals should be routed as short as possible and kept ≤ 10 nH.
- As much as possible, maintain via count on all signals within a signal group (DQ and address only) similar.

6 Multi-chip Package Routing

If S29GL die is used along with other (non-flash) dies in a single MCP, the following routing recommendations should be followed in addition to those in [Supply Routing Guidelines](#) and [Signal Routing Guidelines](#).

- Keep flash $V_{CC}/V_{CCQ}/V_{SS}$ separate from other die/interface $V_{CC}/V_{CCQ}/V_{SS}$ (routing as well as solderball/pin allocations).
- It may be possible to share V_{SS} between Cypress flash and PSRAM die (if present) provided PSRAM speed does not exceed flash speed. Controller V_{SS} can only be shared if it pertains to flash interface only. Do not share V_{SS} between different interfaces (e.g. DDR and flash).
- Provide V_{SS} shielding between flash traces/supplies and other interface supply/signal traces (150 μ m minimum trace width).
- If signals are shared with another die such as PSRAM/controller, the following general routing rules should be used:
 - All address/inputs should be routed in Y configuration. Maintain the overall inductance from pad to ball within guidelines specified in [Supply Routing Guidelines](#) and [Signal Routing Guidelines](#). However, the fork lengths going to both dies should be electrically matched (provided both dies have similar input capacitance. If they have different input capacitance, IBIS simulations need to be performed to determine fork lengths).
 - All DQ topologies need to be simulated to provide adequate topology (daisy chain or Y). However, it is recommended that flash path inductance from signal pad to ball/pin follows guidelines specified in [Supply Routing Guidelines](#) and [Signal Routing Guidelines](#).

Document History Page

Document Title: AN201317 - S29GL-N (32 Mb/64 Mb) Package Routing Guide				
Document Number: 002-01317				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	–	–	05/18/2010	Initial version
*A	4994031	MSWI	10/29/2015	Updated in Cypress template
*B	5844198	AESATMP8	08/04/2017	Updated logo and Copyright.

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2010-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1s) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.