

**IFAG IPC APS** 

Edition 2011-09-30 Published by Infineon Technologies AG 59568 Warstein, Germany © Infineon Technologies AG 2011. All Rights Reserved.

#### Attention please!

THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS APPLICATION NOTE.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (<a href="https://www.infineon.com">www.infineon.com</a>).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

#### AN 2011-05

Revision History: date (2015-09-11), V1.2

Previous Version: Rev. 1.1 Subjects: Rev. 1.1 revised

- Update of Paragraph 3.7
- Update of Paragraph 6.3
- Update of Figure 11

Authors: Infineon Technologies AG

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: [WAR-IGBT-Application@infineon.com]

### **Table of contents**

1	Abstra	act	4
2	Introd	uction	4
	2.1	Status of datasheets	6
	2.2	Type designation	6
	2.3	Module Label Code	9
3	Datas	heet parameters IGBT	9
	3.1	Collector - emitter voltage V <sub>CES</sub>	9
	3.2	Total power dissipation P <sub>tot</sub>	9
	3.3	DC Collector Current I <sub>C nom</sub>	10
	3.4	Repetitive peak collector current I <sub>CRM</sub>	10
	3.5	Reverse bias safe operating area RBSOA	11
	3.6	Typical output and transfer characteristics	11
	3.7	Parasitic Capacitances	13
	3.8	Gate charge Q <sub>G</sub> , gate current, internal and external gate resistor	15
	3.9	Parasitic turn-on	16
	3.10	Dynamic behavior	18
	3.11	Short circuit	20
	3.12	Leakage currents I <sub>CES</sub> and I <sub>GES</sub>	21
	3.13	Thermal characteristics	21
4	Datas	heet parameters Diode	22
	4.1	Diode forward characteristic	22
	4.2	Repetitive peak forward current	23
	4.3	l <sup>2</sup> t value	23
	4.4	Reverse recovery	23
5	Datas	heet parameters NTC-thermistor	26
6	Datas	heet parameters Module	28
	6.1	Insulation voltage	28
	6.2	Stray inductance $L_{\delta}$	28
	6.3	Module resistance R <sub>CC'+EE'</sub>	30
	6.4	Mounting torque M	30
7	Symb	ols and Terms	31
8	Refere	ences	33

### 1 Abstract

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device. This Application Note is intended to provide an explanation of the parameters and diagrams given in the datasheet of industrial IGBT modules. With the Application Note, the designer of power electronic systems, requiring an IGBT module, is able to use the datasheet in a proper way and will be provided with background information.

### 2 Introduction

The parameters listed in the datasheet are values that describe the characteristics of the module as detailed as possible.

With this information, the designer should be able to compare devices from different suppliers to each other. Furthermore, the information should be sufficient to figure out the limits of the device.

This document explains the interaction between the parameters and the influence of conditions like temperature. Datasheet values that refer to dynamical characterization tests, e.g. switching losses, are related to a specific test setup with its individual characteristics. Therefore, these values can deviate from a user's application.

The attached diagrams, tables and explanations are referring to the datasheet of a FS200R07N3E4R\_B11 rev.2.0 from 2011-04-06 as an example. The values and characteristics shown are not necessarily feasible to be used for design-in activities. For the latest version of datasheets please refer to our website.

Infineon's datasheets of IGBT power modules are structured as listed below:

- Summarized device description on the front page as shown in Figure 1
- Maximum rated electrical values of IGBT-chips
- Recommended electrical operating conditions of IGBT-chips
- Maximum rated electrical values of diode-chips
- Recommended electrical operating conditions of diode-chips
- NTC-Thermistor if applicable
- Parameters concerning the overall module
- Operating characteristics
- Circuit diagram
- Package outline
- Terms and conditions of usage




Figure 1: Front page of the datasheet

There are also datasheets for older IGBT modules i.e. BSM100GAL120DLCK, where the front page as shown in Figure 1 does not exist.

#### 2.1 Status of datasheets

Depending on the status of the product development, the relating technical information contains:

#### Target data

The numbers in these datasheets are target values, which are expected to be achieved. Values from these target datasheets are useful for the initial calculations and approximations. The information and values of a target datasheet cannot be guaranteed for the final product. The dimensioning of an inverter should only be done with values based on a preliminary or final datasheet.

During the development phase, the modules are labeled with their type designation and carry the suffix ENG. Modules with the ENG designation are supplied with a Sample Release Document. Important information can be taken from this additional Sample Release Document, e.g. which values of the module are already fixed and which values can still change during the development phase. ENG module samples are used for preliminary and functional tests during the early stages of a product development phase. Samples marked as ENG are not liable to Product Change Notification (PCN).

#### Preliminary data

The difference between a preliminary and a final datasheet is, that certain values are still missing, for example the maximum values. These missing values in the preliminary datasheet are marked to be defined (t.b.d.).

Modules without ENG on the label reached series production status. All quality requirements are completely fulfilled. If any major change to a module with series production status is necessary, customers must be informed by means of a PCN containing information about the type and extent as well as the time of the changes.

This also applies to modules that have preliminary datasheets.

#### Final data

The final datasheet is completed with the values which were missing in the preliminary datasheet. Major changes of module characteristics or changes in datasheet values in the series status are accompanied by a PCN.

### 2.2 Type designation

The first section of the datasheet begins with the type designation of the module as shown in Figure 2.




Figure 2: Structure of the type designation

The following tables give a detailed insight to the type designation of Infineon's industrial IGBT Modules. As an example the FS200R07N3E4R\_B11 is chosen.

FS	200	R					R_B11 i	E	4	R	B11	Explanations
FF			31						•			Dual switch
FZ												Single switch
FS												3 phase full bridge
FP												Power integrated module
												Power integrated module with single
FB												phase input rectifier
FM												Matrix converter module
FR												Switched reluctance module
F4												H bridge
F5												Module with 5 switches
FD/												
DF												Chopper configuration
DD												Dual diode (for circuit see outline)
F3L												3-Level one leg IGBT module
FS3L												3-level 3 phase bridge
FT												Tripack
	200											Max. DC-collector current
	200	R										Reverse conducting
		S										Fast diode
		T										Reverse blocking
		<u>'</u>	06	07	12	17						Collector-emitter-voltage in 100 V
			33	45	65	''						07 denotes 650V
			- 00	70	00		K					Mechanical construction: module
							H					Package: IHM / IHV B-Series
							1					Package: PrimePACK™
							M					Econo DUAL™
							N13					EconoPACK™13
							0					EconoPACK™+
							P					EconoPACK™4
							U13					Package: Smart 13
							V					Easy 750
							W1					
							3					EasyPACK , EasyPIM™ 13
								F				Fast switching IGBT chip
								Н				High speed IGBT chip
								J				SiC JFET chip
								L				Low Loss IGBT chip
								S				Fast Short tail IGBT chip
								Ε				Low Sat & fast IGBT chip
								Τ				Fast trench IGBT
								Р				Soft switching trench IGBT
									1n			Internal reference numbers
										С		With Emitter Controlled-Diode
										D		Higher diode current
										F		With very fast switching diode
										G		Module in big housing
										1		Integrated cooling
										Р		Pre-applied thermal interface material
										R		Reduced numbers of pins
										Τ		Low temperature type
										-K		Design with common cathode
											B1n	Construction variation
											S1n	Electrical selection

### BSM100GB120DLx as an Example for the old designation

BSM	100	GB	120	DLx	Explanations
BSM					Switch with IGBT and FWD
BYM					Diode module
	100				Max. DC-collector current (A)
		GA			Single switch with one IGBT and FWD
		GB			Half bridge
		GD			3 phase full bridge
		GT			3 single switches and FWD
		GP			Power integrated module B6 / Break / Inverter
		GAL			Chopper module ( diode on collector side)
		GAR			Chopper module (diode on emitter side)
		Α			Single diode
			120		Collector-emitter-voltage in 10V
				DL	Typ with low V <sub>CEsat</sub>
				DN2	Fast switching type
				DLC	Low loss type with Emitter Controlled-diode
				S	With collector sense
				G	Design variation
				Exx	Special type

### Example for MIPAQ module IFS150B12N3T4

	ignatio	on of N	IIPA	Q (Mod	lule Inte			wer. Apr	olication and Quality)
I	FS	150	В	12	N3	T	4		Explanations
ı									MIPAQ family
	FF								Dual switch
	FZ								Single switch
	FS								3 phase full bridge
	FT								Tripack
FP Power Integrated Module									
150 Max. DC-collector current in A						Max. DC-collector current in A			
			В						With current sensor
					With digital current measurement				
			V						With gate driver and temperature measurement
				12					Collector-emitter-voltage in 100 V
					N13				Package: EconoPACK™13
					Р				Package: EconoPACK™4
					U13				Package: Smart13
						S			Fast Short tail IGBT chip
						Е			Low Sat & fast IGBT chip
						T			Thin IGBT
						Р			Soft switching IGBT chip
							1n		Internal reference numbers
								B1n	Construction variation
								S1n	Electrical selection

#### 2.3 Module Label Code

To facilitate the handling of the module from logistic's and traceability point of view, all Infineon IGBT modules are considered as unique and labeled as represented in Figure 3. Each module can be identified with its material number, serial number, date code and lot number. All IGBT modules follow similar rules for labeling and identification. Bar code or DMX codes are given on the modules for automated identification. Test data are stored for eleven years.




Figure 3: Example of Module Label Code

### 3 Datasheet parameters IGBT

This section explains the electrical properties of the IGBT chip inside the given IGBT module.

If one of these maximum ratings presented in the datasheet is exceeded, it may result in a breakdown of the semiconductor, even if the other ratings are not stressed to their limits. Unless specified to the contrary, the values apply at a temperature of 25°C.

### 3.1 Collector - emitter voltage V<sub>CES</sub>

The permissible peak collector - emitter voltage is specified at a junction temperature of 25°C as seen in Figure 4. This value decreases for lower temperatures with a factor of approximately  $B_{V_{\text{CES}}} \approx 0.1 \frac{\%}{\kappa}$ .

Kollektor-Emitter-Sperrspannung collector-emitter voltage	$T_{vj} = 25^{\circ}C$	V <sub>CES</sub>	650	V

Figure 4: Collector - emitter voltage of the IGBT

### 3.2 Total power dissipation P<sub>tot</sub>

This parameter as shown in Figure 5 describes the maximum feasible power dissipation through the thermal resistance junction to module case  $R_{thJC}$ .

Gesamt-Verlustleistung total power dissipation	T <sub>C</sub> = 25°C, T <sub>vj</sub> = 175°C	P <sub>tot</sub>	600	W
--	--	------------------	-----	---

Figure 5: Maximum rating for Ptot

The total power dissipation can be calculated in general to be:

$$P_{tot} = \frac{\Delta T}{R_{th}} \tag{1}$$

The considered IGBT module is an EconoPACK<sup>TM</sup> 3 with a base plate structure. The power dissipation is related to  $\Delta T$  between junction and case and the thermal resistance  $R_{thJC}$  between junction and case as hinted out in equation (2).

$$P_{tot} = \frac{T_{vj} - T_{c}}{R_{thJc}} \tag{2}$$

At a case temperature of 25°C, the power dissipation is specified as a maximum value of:

$$P_{tot} = \frac{(175 - 25)K}{0.25\frac{K}{W}} = 600W \tag{3}$$

The power dissipation of the diode chips can be calculated the same way as for the IGBTs, in accordance to equation(2).

### 3.3 DC Collector Current I<sub>C</sub>

Based on the total power dissipation, the maximum permissible collector current rating of a module can be calculated with equation (4). Thus, in order to give a current rating of a module, the corresponding junction and case temperature has to be specified, as shown for example in Figure 6. Please note that current ratings without defined temperature conditions have no technical meaning at all.

$$I_C = \frac{T_{vj} - T_C}{R_{thjc} \cdot V_{CESat}(I_C, T_{vj})}$$

$$\tag{4}$$

Since  $I_C$  is not known in equation (4),  $V_{CEsat}$  @  $I_C$  is also not known, but can be found within a few iterations. The ratings of continuous DC-collector current are calculated using maximum values for  $V_{CEsat}$  to ensure the specified current rating, taking component tolerances into account.

Kollektor-Dauergleichstrom DC-collector current	T <sub>C</sub> = 60°C, T <sub>vj</sub> = 175°C	I <sub>C nom</sub>	200	А
--	--	--------------------	-----	---

Figure 6: DC collector current

### 3.4 Repetitive peak collector current I<sub>CRM</sub>

The nominal current rating can be exceeded in an application for a short time. This is defined as repetitive peak collector current in the datasheet as can be seen in Figure 7 for the specified pulse duration. In theory, this value can be derived from the feasible power dissipation and the transient thermal impedance  $Z_{th}$ , if the duration of the over current condition is defined. However, this theoretical value is not taking any limitations of bond wires, bus-bars or power connectors into account.

Therefore, the datasheet value is quite low compared to a calculated value based on theory, but it specifies a safe operation considering all practical limitations of the power module.



Figure 7: Repetitive peak collector current

### 3.5 Reverse bias safe operating area RBSOA

This parameter describes safe operating conditions at turn-off for the IGBT. The chip can be driven within its specified blocking voltage up to twice its nominal current rating, if the maximum temperature under switching conditions is not exceeded. The safe operating area of the power module is limited due to the module's internal stray inductances and specified at the maximum temperature under switching conditions as shown in Figure 8. With increasing currents, the allowed DC-Link voltage is decreased. Furthermore, this derating strongly depends on system related parameters, like stray inductance of the DC-Link and the current commutation slope during the switching transitions. The DC-Link capacitor is assumed to be ideal for this operating area. The current commutation slope is defined via a specified gate resistance and gate driving voltage. In no event the voltage spike must not exceed the specified voltage of the module at the terminals or at chip level to keep the RBSOA limits.

Sicherer Rückwärts-Arbeitsbereich IGBT-Wr. (RBSOA) reverse bias safe operating area IGBT-inv. (RBSOA)  $I_C = f(V_{CE})$   $V_{GE} = \pm 15 \text{ V}, R_{Goff} = 2 \Omega, T_{vj} = 150 ^{\circ}\text{C}$ 




Figure 8: Reverse bias safe operating area

### 3.6 Typical output and transfer characteristics

This data can be used to calculate conduction losses of the IGBT. In order to contribute to a much better understanding of these parameters, the IGBT device structure as well as it's difference in output characteristic compared to a power MOSFET is discussed briefly. After this, the datasheet parameters of the IGBT module are explained.

Figure 9a shows in detail the structure of a trench-field-stop IGBT with a simplified two-transistor equivalent circuit. The emitter-sided pn-junction of the pnp-transistor resembles the IGBT's collector side. Like a diode it leads to a characteristic voltage drop when the IGBT is conducting current. The intrinsic bipolar transistor of the IGBT is driven by a MOSFET. Therefore, the gate driving characteristic is quite similar to a power MOSFET. The output characteristic is different, which is illustrated in Figure 9b schematically. It shows the characteristic of turned-on devices at two different junction temperatures.

The MOSFET as shown in Figure 9b is reverse conducting for negative drain-source voltages due to its intrinsic body diode. The IGBT has no body diode and thus an anti-parallel diode has to be used, when this

operating mode is required. The advantage is, that the external diode can be optimized independently to suit the IGBT's switching characteristics.

In contrast to the MOSFET, that has an on resistance as a dominant parameter, the IGBT has a forward voltage drop. As a result, at very low load, indicated with 1 in Figure 9b, the MOSFET always has lower conduction losses than an IGBT.

Both output characteristics depend on the junction temperature. The  $R_{ds(on)}$  of a MOSFET typically increases by a factor of about two, when the junction temperature increases from 25°C to 150°C. The temperature coefficient of an IGBT's forward voltage is much lower. At low load, the conduction losses even decrease with increasing temperature, due to the lower voltage drop at the pn-junction as represented in Figure 9b. At higher currents, the increase of the ohmic resistance is dominant. Due to this, a parallel connection of several IGBTs is possible and is commonly required for high current IGBT power modules.




Figure 9: Structure of a Trench-Field-Stop IGBT and two-transistor equivalent circuit (a).

Comparison of the output characteristics of power MOSFET and IGBT (b)

The transfer characteristic shows, that the turn-on threshold voltage decreases with increasing junction temperature as seen in Figure 10.




Figure 10: Typical transfer characteristic

As discussed in chapter 3.6, the output characteristic of the IGBT depends on the temperature of the junction. Figure 11a shows the collector current in conducting state as a function of the collector-emitter

voltage at different junction temperatures. For currents lower than about 80A, the conduction losses decrease with increasing temperature. For higher currents, the conduction losses increase slightly. In the case considered, an increase in conduction losses of about 6% at nominal current 200A and a temperature increase from 25°C to 150°C can be observed.




Figure 11: Typical output characteristic as a function of the temperature (a) and gate-emitter voltage variation (b)

Figure 11b shows the typical output characteristic for different gate-emitter voltages. The IGBT should not be operated in linear mode, as this causes excessive conduction losses. If the power dissipation is not limited in magnitude and time, the device might be destroyed. Using 15V as typical gate drive voltage, this linear mode only occurs for short periods at the switching transitions, which is a normal operating condition for the IGBT.


### 3.7 Parasitic Capacitances

The dynamic characteristics of an IGBT are influenced by several parasitic capacitances. These are inherent parts of the die's internal structure as represented in Figure 12a. A simplified schematic is shown in Figure 12b. The input capacitance  $C_{ies}$  and the reverse transfer capacitance  $C_{res}$  are the basis for an adequate dimensioning of the gate driver circuit. The output capacitance  $C_{oss}$  limits the dV/dt at switching transitions. Losses related to  $C_{oss}$  can usually be neglected.

The major parasitic capacitances inside the IGBT die are:

- Input capacitance C<sub>ies</sub> = C<sub>GE</sub> + C<sub>res</sub>. C<sub>GE</sub> includes C<sub>1</sub>,C<sub>3</sub>,C<sub>4</sub> and C<sub>6</sub>.
- Reverse transfer capacitance C<sub>res</sub> including C<sub>2</sub> and C<sub>5</sub>. C<sub>res</sub> = C<sub>CG</sub>
- Output capacitance C<sub>ce</sub> represented by C<sub>7</sub>. C<sub>oss</sub> = C<sub>CE</sub> + C<sub>res</sub>

a) b)






Figure 12: Parasitic capacitances of an IGBT, internal structure a), schematic b)

The values of the parasitic capacitances strongly depend on the operating point of the IGBT. To measure these capacitances with gate- or collector-emitter voltages applied, dedicated measurement circuits according to IEC60747-8 have to be utilized.

#### Input capacitance Cies

This parameter is determined using the setup in Figure 13.  $C_{ies}$  is measured across the gate and emitter connections with collector-emitter connection shorted for AC voltage. The values of the DC voltage across the gate-emitter and collector-emitter connections are specified with the test frequency. Capacitors  $C_1$  and  $C_2$  must form an adequate bypass at the test frequency. The inductor L decouples the DC supply.




Figure 13: Basic circuit diagram for measuring the input capacitance Cies

#### Output capacitance Coss

 $C_{oss}$  is measured according to the setup in Figure 14. This value is measured across the collector and emitter connections with gate-emitter connections shorted for AC voltage. The values of the DC voltage across the gate-emitter and collector-emitter connections are specified with the test frequency. The capacitors  $C_1$ ,  $C_2$  and  $C_3$  must form an adequate bypass at the test frequency. The inductor L decouples the DC supply.




Figure 14: Basic circuit diagram for measuring the output capacitance Coss

#### Reverse transfer capacitance C<sub>res</sub>

Figure 15 gives details about the measurement setup for the reverse transfer capacitance.  $C_{res}$  is measured across the collector and gate connections, the emitter connection being connected to the protective screen of the bridge. The values of the DC voltage across the gate-emitter connection are specified with the test frequency. Capacitors  $C_1$  and  $C_2$  must form an adequate bypass at the test frequency. The inductors  $L_1$  and  $L_2$  decouple the DC supply.




Figure 15: Basic circuit diagram for measuring the reverse transfer capacitance Cres

The capacitance meter used for the measurements of  $C_{ies}$ ,  $C_{oss}$  and  $C_{res}$  has to be a high resolution capacitance bridge with a sufficient measurement range.

### 3.8 Gate charge Q<sub>G</sub>, gate current, internal and external gate resistor

The value of the gate charge can be used to optimize the design of the gate driver circuit. The average output power that the gate driving circuit has to deliver can be calculated with data of the gate charge, gate driver voltages and switching frequency as given in equation (5).

$$P_{Gdr} = Q_G \cdot (V_{GE(on)} - V_{GE(off)}) \cdot f_{sw}$$
(5)

Within this formula,  $Q_G$  refers to the part of the gate charge that is truly active in the given design. What part is used is depending on the gate driver output voltage; an accurate approximation can be done using the gate charge curve.

The real gate charge Q'<sub>G</sub> that has to be taken into account results from the diagram in Figure 16, by choosing the values that correspond to the gate driver's output voltage:




Figure 16: Typical gate charge curve of an 1200V IGBT

Typical values used in industrial applications include designs with a turn-off voltage  $V_{GE}$ =0V as well as designs featuring negative supply like  $V_{GE}$ =-8V

 $Q'_{G} = 0.62 \cdot Q_{G}$  for 0V/15V  $Q'_{G} = 0.75 \cdot Q_{G}$  for -8V/15V

At a switching frequency of  $f_{sw}$ =10 kHz and a driver output voltage of +15/ -8V, the required output power of the gate driving circuit  $P_{Gdr}$  can be calculated using the adapted gate charge from Figure 16 and the gate charge as seen in the datasheet Figure 17.

 $P_{Gdr} = 2.15 \mu C \cdot 0.75 \cdot (15 V + 8 V) \cdot 10 kHz = 0.37 W$ 

Gateladung gate charge	V <sub>GE</sub> = -15 V +15 V	Q <sub>G</sub>	2,15	μC
Interner Gatewiderstand internal gate resistor	T <sub>vj</sub> = 25°C	R <sub>Gint</sub>	2,0	Ω

Figure 17: Gate charge and internal gate resistor

The theoretical gate drive peak current can be calculated according to equation (6), knowing the gate drive voltages and gate resistances. The gate resistor is the sum of external and internal gate drive resistance. Figure 17 shows the value for the internal resistance to be considered.

$$I_{Gdr,peak} = \frac{V_{GE(on)} - V_{GE(off)}}{R_{Gext} + R_{Gint}}$$
(6)

In practice, this peak current will not be reached, because it is limited by stray inductances and non-ideal switching transitions of a real gate driving circuit.

The datasheet value given for the internal gate resistor has to be understood as a single resistance and may result from paralleled resistors inside the IGBT module as illustrated in Figure 18. This usually counts for larger modules only, especially medium- and high-power types. These internal resistors lead to improved internal current sharing.

The internal resistance should be considered as one part of total gate resistor to calculate the peak current capability of a driver.




Figure 18: internal gate resistor of the IGBT

The designer can use the external gate resistor to influence the switching performance of the IGBT. Minimum  $R_{\text{Gon}}$  is limited by turn-on di/dt, minimum  $R_{\text{Goff}}$  is limited by turn-off dV/dt. Too small gate resistors can cause oscillations and may lead to damage the IGBT or diode. The minimum recommended external gate resistor  $R_{\text{Gext}}$  is given in the switching losses test conditions as mentioned in Figure 19. The allowed external gate resistor values are shown in the switching loss diagram of Figure 24b.

$T_{vj} = 25^{\circ}C$ $T_{vj} = 125^{\circ}C$	Eon	1,10 1,70	mJ
T <sub>vj</sub> = 150°C		2,00	mJ mJ
$T_{vj} = 25^{\circ}C$ $T_{vj} = 125^{\circ}C$ $T_{vj} = 150^{\circ}C$	E <sub>off</sub>	7,90 9,40 9,65	mJ mJ mJ
•	T <sub>vj</sub> = 25°C °C) T <sub>vj</sub> = 125°C	T <sub>vj</sub> = 25°C	$T_{vj} = 25^{\circ}C$ $T_{vj} = 125^{\circ}C$

Figure 19: External gate resistors

### 3.9 Parasitic turn-on

With the parasitic capacitances of the IGBT, noted in the datasheet as stated in Figure 20, dV/dt induced parasitic turn-on phenomena can occur. The cause of a possible parasitic turn-on is based on the intrinsic capacitive voltage divider between collector-gate and gate-emitter.

In consideration of high voltage transients across collector-emitter, this intrinsic capacitive voltage divider is much faster than an external gate driving circuit that is limited by parasitic inductances. Therefore, even if the gate driver turns off the IGBT with zero gate-emitter voltage, transients of collector-emitter voltage lead to an increase of the gate-emitter voltage. If the gate emitter voltage exceeds the gate threshold voltage  $V_{\text{GEth}}$ , the

IGBT will turn on. Neglecting the influence of the gate driving circuit, the gate-emitter voltage can be calculated by

$$V_{GE} = \frac{C_{GC}}{C_{GC} + C_{GE}} \cdot \Delta V_{CE} = \frac{C_{res}}{C_{ies}} \cdot \Delta V_{CE}$$
 (7)

The quotient  $C_{res}/C_{ies}$  should be as low as possible. To avoid a parasitic dV/dt induced turn-on, the quotient  $C_{ies}/C_{res}$  for the FS200R07N3E4\_B11 is about 35. Furthermore, the input capacitance should be as low as possible to avoid gate driving losses; therefore the use of additional gate-emitter capacitance  $C_{GE}$  has to be evaluated carefully.

Eingangskapazität input capacitance	f = 1 MHz, T <sub>vj</sub> = 25°C, V <sub>CE</sub> = 25 V, V <sub>GE</sub> = 0 V	Cies	13,0	nF
Rückwirkungskapazität reverse transfer capacitance	f = 1 MHz, T <sub>vj</sub> = 25°C, V <sub>CE</sub> = 25 V, V <sub>GE</sub> = 0 V	Cres	0,38	nF

Figure 20: Parasitic capacitances of the IGBT

The parasitic capacitances are determined under the conditions given in Figure 20. The gate-emitter capacitance  $C_{GE}$  as shown in Figure 21 can be approximated to be constant over the collector-emitter voltage as shown in equation (8).

$$C_{GE} \approx C_{ies}(25V) - C_{res}(25V)$$
 (8)

The reverse transfer capacitance  $C_{res}$  strongly depends on the collector-emitter voltage and can be estimated according to equation (9).




Figure 21: Approximation of  $C_{GE}$  and  $C_{CE}$  as function of the collector-emitter voltage according to equations (8) and (9)

Consequently, the robustness against dV/dt induced parasitic turn-on increases with the collector-emitter voltage as seen in equation (7).

### 3.10 Dynamic behavior

The switching characteristic described in the datasheet provides useful information to determine an appropriate dead time between turn-on and turn-off of the complementary devices in a half bridge configuration. For further information about dead time calculation please refer to AN2007-04<sup>1</sup> available at Infineon's website.

- $\bullet$  Turn-on delay time  $t_d$  on: Time it takes from getting the gate-emitter voltage to 10% of the rated value to the moment the collector current reaches 10% of its nominal size
- Rise time t<sub>r</sub>:
   Time which the collector current takes to rise from 10% to 90% of its nominal value
- $\hbox{ Turn-off delay time $t_{d off}$:}$  Time necessary from getting the gate-emitter voltage to 90% of the rated value to the moment the collector current reaches 90% of its nominal size
- Fall time t<sub>f</sub>:
   Time which the collector current takes to fall from 90% to 10% of his nominal value

The times in the datasheet are defined as detailed in Figure 22:




Figure 22: Specification of rise and fall times and conditions to calculate switching losses

<sup>&</sup>lt;sup>1</sup> Application note 2007-04: How to calculate and minimize the dead time requirement for IGBTs properly.

These times alone will not give reliable information about switching losses, because voltage rise and fall times as well as current tail shape are not specified. Therefore, switching losses per pulse are given separately.

The switching losses per pulse are defined using the integrals:

$$E_{on} = \int_{t_4}^{t_2} U_{CE} \cdot I_C \cdot dt \qquad \qquad E_{off} = \int_{t_3}^{t_4} U_{CE} \cdot I_C \cdot dt \qquad (10)$$

The integration limits for the switching losses are given in Figure 22:

- E<sub>on</sub> as turn-on energy per pulse from t<sub>1</sub> to t<sub>2</sub>
- E<sub>off</sub> as turn-off energy per pulse from t<sub>3</sub> to t<sub>4</sub>

Dynamic behavior and thus energy per pulse strongly depend on a variety of application specific operating conditions like gate driving circuit, layout, gate resistance, magnitude of voltages and currents to be switched as well as the junction temperature. Therefore, datasheet values can only give an indication for the switching performance of the power module. For more accurate values, detailed simulations taking application specific parameters into account or experimental investigations are necessary.

Typically, switching transition duration and energy per pulse are characterized at nominal operating conditions for different temperatures as noted in Figure 23.

Einschaltverzögerungszeit (ind. Last) turn-on delay time (inductive load)	$I_{C}$ = 200 A, $V_{CE}$ = 300 V $V_{GE}$ = ±15 V $R_{Gon}$ = 2,0 $\Omega$	$T_{vj} = 25^{\circ}C$ $T_{vj} = 125^{\circ}C$ $T_{vj} = 150^{\circ}C$	t <sub>d on</sub>	0,15 0,16 0,17	μs μs μs
Anstiegszeit (induktive Last) rise time (inductive load)	$I_{C}$ = 200 A, $V_{CE}$ = 300 V $V_{GE}$ = ±15 V $R_{Gon}$ = 2,0 $\Omega$	$T_{vj} = 25^{\circ}C$ $T_{vj} = 125^{\circ}C$ $T_{vj} = 150^{\circ}C$	t <sub>r</sub>	0,03 0,04 0,04	μs μs μs
Abschaltverzögerungszeit (ind. Last) turn-off delay time (inductive load)	$I_C$ = 200 A, $V_{CE}$ = 300 V $V_{GE}$ = ±15 V $R_{Goff}$ = 2,0 $\Omega$	$T_{vj} = 25^{\circ}C$ $T_{vj} = 125^{\circ}C$ $T_{vj} = 150^{\circ}C$	t <sub>d off</sub>	0,34 0,37 0,38	μs μs μs
Fallzeit (induktive Last) fall time (inductive load)	$I_{C}$ = 200 A, $V_{CE}$ = 300 V $V_{GE}$ = ±15 V $R_{Goff}$ = 2,0 $\Omega$	$T_{vj} = 25^{\circ}C$ $T_{vj} = 125^{\circ}C$ $T_{vj} = 150^{\circ}C$	tr	0,06 0,07 0,07	μs μs μs
Einschaltverlustenergie pro Puls turn-on energy loss per pulse	$I_C$ = 200 A, $V_{CE}$ = 300 V, $L_S$ = 30 nH $V_{GE}$ = ±15 V, di/dt = 5700 A/ $\mu$ s ( $T_{\nu j}$ =150°C) $R_{Gon}$ = 2,0 $\Omega$	$T_{vj} = 25^{\circ}C$ $T_{vj} = 125^{\circ}C$ $T_{vj} = 150^{\circ}C$	Eon	1,10 1,70 2,00	mJ mJ mJ
Abschaltverlustenergie pro Puls turn-off energy loss per pulse	$I_C$ = 200 A, $V_{CE}$ = 300 V, $L_S$ = 30 nH $V_{GE}$ = ±15 V, $du/dt$ = 4000 V/ $\mu$ s ( $T_{\nu j}$ =150°C) $R_{Goff}$ = 2,0 $\Omega$	T <sub>vj</sub> = 25°C T <sub>vj</sub> = 125°C T <sub>vj</sub> = 150°C	E <sub>off</sub>	7,90 9,40 9,65	mJ mJ mJ

Figure 23: Switching times and energies

A first estimation of dynamical losses can be done utilizing Figure 24. The diagram hints out typical losses depending on  $R_G$ ,  $I_C$  and junction temperature  $T_{vj}$ . The switching loss diagram Figure 24b and Figure 35b shows also the allowed external gate resistor values. The left end of the curves in Fig 24b and Fig 35b specifies the minimum allowed external gate resistor value. The gate resistors must not be lower because this may lead to a destruction of the device.




Figure 24: Switching losses per pulse as a function of the collector current and the gate resistance

#### 3.11 Short circuit

The short circuit characteristic strongly depends on application specific parameters like temperature, stray inductances, gate driving circuits and the resistance of the short circuit path. For device characterization, a test setup as drawn in Figure 25a is used. One IGBT is short circuited while the other IGBT is driven with a single pulse. The corresponding typical voltage and current waveforms are illustrated in Figure 25b. The current in the conducting IGBT increases rapidly with a current slope that is depending on parasitic inductances and the DC-Link voltage. Due to desaturation of the IGBT, the current is limited to about 5 times the nominal current in case of IGBT3 and the collector-emitter voltage remains on the high level. The chip temperature increases during this short circuit due to high currents and thus high losses. Because of the increasing chip temperature the current decreases slightly while operating in short circuit condition.

Within a defined short-circuit-withstand time t<sub>sc</sub> the IGBT has to be switched off to avoid a device failure.




Figure 25: Short circuit test setup (a) and typical voltage/current waveforms during short circuit test (b)

The data of the measured short circuit and the applied parameters are noted in the datasheet as depicted in Figure 26. All of Infineon's IGBT modules are designed to achieve a short circuit-withstand-time of up to  $10\mu s$ . The IGBT3 600V is an exception as it features a short circuit withstands time of  $t_p$  =  $6\mu s$ 

	i .				
Kurzschlussverhalten SC data	$V_{GE} \le 15 \text{ V}, V_{CC} = 360 \text{ V}$ $V_{CEmax} = V_{CES} - L_{sCE} \cdot di/dt$	$t_P \le 10 \ \mu s, \ T_{vj} = 25^{\circ} C$ $t_P \le 10 \ \mu s, \ T_{vj} = 150^{\circ} C$	Isc	960 760	A A

Figure 26: Short circuit data

### 3.12 Leakage currents I<sub>CES</sub> and I<sub>GES</sub>

Two major types of leakage currents as given in Figure 27 have to be considered:

- The maximum collector-emitter cut-off current describes the leakage current between the collector and emitter, when the IGBT is in blocking mode
- The gate-emitter leakage current gives a hint about the maximum leakage current between gate and emitter, with collector-emitter short circuited and maximum gate-emitter voltage applied.

Kollektor-Emitter Reststrom collector-emitter cut-off current	V <sub>CE</sub> = 650 V, V <sub>GE</sub> = 0 V, T <sub>vj</sub> = 25°C	I <sub>CES</sub>		1,0	mA
Gate-Emitter Reststrom gate-emitter leakage current	V <sub>CE</sub> = 0 V, V <sub>GE</sub> = 20 V, T <sub>vj</sub> = 25°C	I <sub>GES</sub>		400	nA

Figure 27: Leakage currents

#### 3.13 Thermal characteristics

The values of power dissipation and current ratings as discussed in chapters 3.2 and 3.3 have no meaning without specification of temperatures as well as thermal resistances. Therefore, in order to compare different devices, it is also necessary to compare thermal characteristics. More information about the thermal equivalent circuit can be found in AN2008-03<sup>2</sup>.

When power modules with a base plate or discrete devices are characterized, junction-, case-, and heat sink temperatures are observed. The thermal resistances of junction to case and case to heat sink are specified in the datasheet as given in Figure 28. The datasheet value of the  $R_{thCH}$  with a referenced thermal resistance of the thermal interface material is a typical value under the specified conditions.

Innerer Wärmewiderstand thermal resistance, junction to case	pro IGBT / per IGBT	R <sub>th</sub> JC		0,25	K/W
	pro IGBT / per IGBT $\lambda_{Paste} = 1 \text{ W/(m·K)}$ / $\lambda_{grease} = 1 \text{ W/(m·K)}$	RthCH	0,085		K/W

Figure 28: Thermal resistance IGBT, junction to case and case to heat sink

The thermal resistance characterizes the thermal behavior of the IGBT module at steady state, whereas the thermal impedance characterizes the thermal behavior of the IGBT module at transient conditions like short current pulses. Figure 29a shows the transient thermal impedance  $Z_{thJC}$  as a function of the time.

<sup>&</sup>lt;sup>2</sup>Application note 2008-03: Thermal equivalent circuit model




Figure 29: a) Transient thermal impedance junction to case and b) transient thermal model

The main power losses of the IGBT module are dissipated from the silicon die to the heat sink through different materials. Each material within the dissipation path has its own thermal characteristics. As a result, the thermal impedance behavior can be modeled with the appropriate coefficients of the IGBT module and is given as diagram  $Z_{thJC}(t)$  as shown in Figure 29a. The separate RC-elements from Figure 29b have no physical meaning. Their values are extracted from the measured heating-up curve of the module by a corresponding analysis tool. The datasheet includes the partial fraction coefficients in tabular form as shown in Figure 29a. The values of the capacitances can be calculated by:

$$c_i = \frac{\tau_i}{r_i} \tag{11}$$

### 4 Datasheet parameters Diode

This section explains the electrical properties of the diode-chip inside the given IGBT module

### 4.1 Diode forward characteristic

The maximum permissible diode forward current rating can be calculated with equation (12). To give a current rating of a module, the corresponding junction and case temperature have to be specified, for example in Figure 30. Please note that current ratings without defined temperature conditions have no technical meaning at all. Since  $I_F$  is not known in equation (12),  $V_F @ I_F$  is also not known, but can be found within a few iterations. The ratings of continuous collector current are calculated with maximum values for  $V_F$  to ensure the specified current rating, taking component tolerances into account.

$$I_{F} = \frac{\left(\mathbf{T}_{vj} - \mathbf{T}_{C}\right)}{R_{thJC} \cdot \mathbf{V}_{F}\left(\mathbf{I}_{F}, \mathbf{T}_{vj}\right)} \tag{12}$$

Figure 30 depicts the typical forward characteristic of the implemented diode at different junction temperatures. A negative temperature coefficient of the diode's forward voltage drop can be observed, which is typical for minority-carrier devices. Therefore, the conduction losses of the diode decrease with increasing temperatures.

Durchlasskennlinie der Diode-Wechselr. (typisch) forward characteristic of diode-inverter (typical)  $I_F = f(V_F)$ 




Figure 30: Forward characteristic of diode datasheet

### 4.2 Repetitive peak forward current

The nominal diode current rating can be exceeded in an application for a short time. This is defined as repetitive peak forward current in the datasheet for the specified pulse duration, for example 1ms as noted in Figure 31. In theory, this value can be derived from the feasible power dissipation and the transient thermal impedance  $Z_{th}$ , if the duration of the over current condition is defined. However, this theoretical value is not taking any limitations of bond wires, bus-bars or power connectors into account.

Periodischer Spitzenstrom repetitive peak forward current	t <sub>P</sub> = 1 ms	IFRM	400	Α
---	-----------------------	------	-----	---

Figure 31: Repetitive peak forward current

### 4.3 I<sup>2</sup>t value

This value defines the surge current capability of the diode. The  $I^2t$  value applied should be lower than the specified  $I^2t$  value and  $t_p$  should not exceed 10ms as mentioned in Figure 32.

	1		1	
Grenzlastintegral	$V_R = 0 \text{ V, } t_P = 10 \text{ ms, } T_{vj} = 125^{\circ}\text{C}$	l²t	2850	A²s
I²t - value	$V_R = 0 \text{ V, } t_P = 10 \text{ ms, } T_{vj} = 150^{\circ}\text{C}$		2700	A²s

Figure 32: Values of the surge capability

### 4.4 Reverse recovery

To investigate the transient behavior of a diode, the surrounding circuitry as already shown in Figure 8 on page 11 has to be taken into account. To simplify the circuitry, the output current of the half bridge can be assumed to be constant during commutation. The remaining stray inductances formed by the current loop

can now be replaced by just one stray inductance between high-side and low-side switch/freewheeling diode.




Figure 33: Schematic voltage and current waveform of a soft-recovery diode during turn-off transition

Figure 33 describes the current commutation from a high-side (HS) freewheeling diode to a low-side (LS) IGBT.

The commutation is triggered by turning-on the LS-IGBT which will not reduce the blocking voltage to roughly zero immediately. It will keep a portion of blocking voltage during the commutation. Due to the fact that the HS-diode is still on, the difference  $V_L = V_R - V_{IGBT}$  will drop across the stray inductance causing a linear change of current. The diode current will reduce in the same way as the IGBT current increases. As soon as the diode current at t = t' crosses zero, a space charge region within the diode can be formed. Hence the voltage drop across the diode increases as can be seen in Figure 33.

The voltage drop across the stray inductance will be zero if the sum of diode and IGBT voltage is equal to the blocking voltage  $V_{\text{R}}$ 

$$V_{R} = V_{IGBT} - V_{D} \text{ if di/dt} = 0$$
 (13)

As a result, the peak reverse recovery current  $I_{RM}$  is reached. The current commutation is finished and the reverse recovery current has to be reduced to zero. Any kind of oscillation has to be avoided.

After t >  $t_{RM}$ , the LS-IGBT which is still not fully turned on will reduce its voltage further and the blocking voltage of the HS-diode will increase to the final  $V_R$ . During this last step, the current change from  $I_{RM}$  to zero will result in an overvoltage across the diode; however in this case it will be masked by the increasing blocking voltage.

The reverse recovery of the diode will lead to additional turn-off losses as well as additional turn-on losses in the complementary switch. A current and voltage waveform of a soft-recovery emitter controlled diode during turn-off transition can be seen in Figure 33

The characterized peak reverse recovery current I<sub>RM</sub> given in the datasheet section on Figure 34, is defined as the difference between the maximum negative current peak and zero current. The recovered charge results from:

$$Q_r = \int_{\mathsf{t}_1'}^{\mathsf{t}_2'} \mathsf{I}_{\mathsf{F}} \cdot \mathsf{d}\mathsf{t} \tag{14}$$

The integration limits are defined as  $t = t'_1 \otimes I_F = 0$  and  $t = t'_2 \otimes |I_F| \le 0.02 \cdot I_{RM}$  as marked in Figure 33. The losses due to reverse recovery can be calculated with the recovered energy per pulse. The energy is determined as defined in equation (15):

$$E_{rec} = \int_{\mathbf{t}_{4}}^{\mathbf{t}_{2}} V_{R} \cdot I_{F} \cdot d\mathbf{t}$$
 (15)

The integration limits are chosen for the time  $t'_1$  corresponding to 10% of the diode reverse voltage  $V_R$  and the time  $t_2$  when the reverse recovery current  $I_{RM}$  peak attains 2%.

The recovered charge and thus switching losses caused by the reverse recovery of the diode strongly depend on junction temperature as well as current slope.

Rückstromspitze peak reverse recovery current	$I_F = 200 \text{ A, - dir/dt} = 5700 \text{ A/µs} (T_{vj} = 150^{\circ}\text{C})$ $V_R = 300 \text{ V}$ $V_{GE} = -15 \text{ V}$	T <sub>vj</sub> = 25°C T <sub>vj</sub> = 125°C T <sub>vj</sub> = 150°C	I <sub>RM</sub>	2	60 30 40	A A A
Sperrverzögerungsladung recovered charge	$\begin{array}{l} I_F = 200 \text{ A, - di}_F/dt = 5700 \text{ A/}\mu\text{s} \text{ ($T_{\nu j}$=$150°C)} \\ V_R = 300 \text{ V} \\ V_{GE} = -15 \text{ V} \end{array}$	$T_{vj}$ = 25°C $T_{vj}$ = 125°C $T_{vj}$ = 150°C	Qr	1	0,0 7,0 0,0	μC μC μC
Abschaltenergie pro Puls reverse recovery energy	$\begin{array}{l} I_F = 200 \text{ A, - di}_F/dt = 5700 \text{ A/}\mu\text{s} \text{ ($T_{\nu j}$=$150$°C)} \\ V_R = 300 \text{ V} \\ V_{GE} = -15 \text{ V} \end{array}$	T <sub>vj</sub> = 25°C T <sub>vj</sub> = 125°C T <sub>vj</sub> = 150°C	Erec	5	00 20 80	mJ mJ mJ

Figure 34: Reverse recovery current, charge and reverse recovery energy

To give an indication of application specific switching losses, the losses per diode turn-off pulse as noted in the datasheet are a function of diode forward current and gate resistance of the switching IGBT as represented in Figure 35. The variation in gate resistance is an equivalent to a variation in commutation current slopes.




Figure 35: Reverse recovery energy per pulse as a function of a) diode conducting current and b) gate resistance

### 5 Datasheet parameters NTC-thermistor

One of the most important parameters in power electronic devices is the chip temperature. The measurement of this temperature during operation is very difficult. One approach to estimate the real chip temperature in steady state is to use the NTC inside the IGBT module. This method is not adequate for measurement of fast variation of the chip temperature.

The temperature of the chips can be calculated using a thermal model and measuring the temperature at the NTC. The resistance of the NTC can be calculated as a function of the NTC temperature T2

$$R_2 = R_{25} \cdot e^{B \cdot (\frac{1}{T_2} - \frac{1}{T_1})} \tag{16}$$

The resistance R25 at temperature  $T_1 = 298.15 K$  is specified in the datas  $\Rightarrow$ et as shown in Figure 36. With measurement of the actual NTC-resistance R2, the temperature  $T_2$  can be calculated with equation (17).

$$T_2 = \frac{1}{\frac{\ln\left(\frac{R_2}{R_{25}}\right)}{\frac{R}{R}} + \frac{1}{T_1}} \tag{17}$$

The maximum relative deviation of the resistance is defined at a temperature of  $100^{\circ}$ C by  $\Delta R/R$  from Figure 36. To avoid self heating of the NTC, the power dissipation inside the NTC has to be limited.

To limit the self heating of the NTC up to a maximum value of 1K, the current through the NTC can be calculated according to equation (18). More detailed information how to use the NTC inside the IGBT module is provided in AN2009-10<sup>3</sup>

$$I_{\text{max}} = \sqrt{\frac{P_{25}}{R_2}} \tag{18}$$

#### NTC-Widerstand / NTC-thermistor

Charakteristische Werte / characteristic values typ. max. Nennwiderstand T<sub>C</sub> = 25°C  $R_{25}$ 5,00 kΩ rated resistance Abweichung von R<sub>100</sub> -5 5 %  $T_C = 100^{\circ}C$ ,  $R_{100} = 493 \Omega$  $\Delta R/R$ deviation of R<sub>100</sub> Verlustleistung  $T_C = 25^{\circ}C$ P<sub>25</sub> 20,0 mW power dissipation

Figure 36: Characteristic values of the NTC-thermistor

To calculate the NTC resistance as well as temperature more accurately, B-values are required. The B-value stated in Figure 37 depends on the temperature range considered. Typically a range of 25 to  $100^{\circ}$ C is of interest and thus  $B_{25/100}$  has to be used. In case a lower temperature range is in focus, the B-values  $B_{25/80}$  or  $B_{25/50}$  can be used, which leads to more accurate calculation of the resistance in these lower ranges.

<sup>&</sup>lt;sup>3</sup> Application note 2009-10: Using the NTC inside a power electronic module

B-Wert B-value	R <sub>2</sub> = R <sub>25</sub> exp [B <sub>25/50</sub> (1/T <sub>2</sub> - 1/(298,15 K))]	B <sub>25/50</sub>	3375	К
B-Wert B-value	$R_2 = R_{25} \exp [B_{25/80}(1/T_2 - 1/(298,15 \text{ K}))]$	B <sub>25/80</sub>	3411	K
B-Wert B-value	$R_2 = R_{25} \exp [B_{25/100}(1/T_2 - 1/(298,15 \text{ K}))]$	B <sub>25/100</sub>	3433	К

Figure 37: B-values of the NTC-thermistor

The use of the NTC for temperature measurement is not suitable for short circuit detection or short term overload, but may be used to protect the module from long term overload conditions or malfunction of the cooling system.

### 6 Datasheet parameters Module

This part covers electrical topics related to the mechanical construction of the IGBT module.

### 6.1 Insulation voltage

To verify the rated insulation voltage of the IGBT module, all terminals are connected to the high side of a high voltage source. The base plate is connected to the low side of the high voltage source. This high voltage source with high impedance must be able to supply the required voltage  $V_{iso}$ . A test voltage is slowly raised to the specified value determined by equation (19) and maintained at that value for the specified time t.

$$U_{\rm p} = 2 \cdot \frac{U_{\rm m}}{\sqrt{2}} + 1000V \tag{19}$$

The voltage is then reduced to zero. Infineon's IGBT modules are designed to achieve at least the basic insulation class 1 according to IEC 61140. For IGBT modules with an internal NTC, the functional insulation requirement is fulfilled between the grounded NTC terminals and the remaining control and power terminals connected and powered by the high voltage source.

The appropriate insulation voltage depends on the maximum rated collector-emitter voltage of the IGBT. Most drive applications require an insulation voltage of 2.5kV for IGBT modules up to 1700V blocking voltage. For traction applications, the required insulation voltage is defined to be 4kV for the same IGBT blocking voltage of 1700V. Therefore it is important to focus on the application field during the choice of the IGBT module.

Isolations-Prüfspannung insulation test voltage	RMS, f = 50 Hz, t = 1 min.	V <sub>ISOL</sub>	2,5	kV
insulation test voltage				

Figure 38: Insulation test voltage

The insulation test voltage in the datasheet as mentioned in Figure 38 is measured before and after reliability tests of the power module and is furthermore part of failure criteria of such stress tests.

The insulation voltage of the NTC inside the IGBT fulfills a functional isolation requirement only. In case of failures, for example of the gate driving circuit, a conducting path can be formed by moving bond wires that change their position during the failure event or by a plasma path forming as a consequence of arcing during failure. Therefore, if insulation requirements higher than a functional insulation have to be achieved, additional insulating barriers have to be added externally.


### 6.2 Stray inductance $L_{\delta}$

Stray inductances lead to transient over voltages at the switching transients and are a major source of EMI. Furthermore, in combination with parasitic capacitances of the components, they can lead to resonant circuits, which can cause voltage and current ringing at switching transients. The transient voltage due to stray inductances can be calculated with:


$$\Delta V = -L_{\delta} \cdot \frac{di_{L_{\delta}}}{dt} \tag{20}$$

Consequently, the stray inductances have to be minimized in order to reduce voltage overshoot at turn-off transitions. The value of the stray inductance as given in Figure 39, depends on the IGBT topology and would be understood as:


• The inductance of single switch modules




• The inductance of one switch for modules with two switches




• The loop with the highest inductance for half bridge, four- and sixpack modules specifies the inductance of one bridge





• The largest loop from P to N specifies the inductance for PIM modules



Modulinduktivität stray inductance module	L <sub>sCE</sub>	21	nH

Figure 39: Module stray inductance

### 6.3 Module resistance R<sub>CC'+EE'</sub>

The lead resistance of the module is a further contributor to voltage drop and power losses. The specified value in the datasheet characterizes the lead resistance between the power terminals of one switch as mentioned in Figure 40. According to the equivalent circuit shown in Figure 41, the module's lead resistance is defined as:



	<u> </u>		 	 
Modulleitungswiderstand, Anschlüsse - Chip module lead resistance, terminals - chip	T <sub>C</sub> = 25°C, pro Schalter / per switch	Rcc'+EE'	1,80	mΩ

Figure 40: Module lead resistance




Figure 41: Equivalent circuit of module lead resistance a) without integrated shunt resistor, b) with integrated shunt resistor

If the module is equipped with a shunt resistor at the output terminal, as displayed in Figure 41 b), the resistance of the shunt resistor  $R_{20}$  is not included in the module lead resistance  $R_{CC'+EE'}$ .

### 6.4 Mounting torque M

The torque for the mechanical mounting of the module is specified in the datasheet as noted in Figure 42. These values are important to ensure the proper clamping force of the module to the heat sink. For modules with screwable power terminals, an additional mounting torque for terminal connection is given in the datasheet to ensure a reliable mechanical and electrical connection of bus-bars.

Schraube M5 - Montage gem. gültiger Applikation Note screw M5 - mounting according to valid application note	М	3,00	-	6,00	Nm

Figure 42: Module mounting torque requirements

### 7 Symbols and Terms

Symbols and terms used in this document are part of the standards specification as listed below:

Symbols	Terms
A	Anode
С	Capacitance, collector
C <sub>o(er)</sub>	Effective output capacitance, energy related
C <sub>o(tr)</sub>	Effective output capacitance, time related
C <sub>ies</sub>	Input capacitance
C <sub>oes</sub>	Output capacitance
C <sub>res</sub>	Reverse transfer capacitance
$C_{th}$	Thermal capacitance
C <sub>DS</sub>	Drain-Source capacitance
$C_GD$	Gate-Drain capacitance
$C_{GS}$	Gate-Source capacitance
C <sub>Mi</sub>	Miller capacitance
$C_{\sigma}$	Stray capacity
D	Pulse duty factor/duty cycle D = tp/T
di <sub>F</sub> /dt	Rate of diode current rise
di/dt	Rate of current rise general
di <sub>rr</sub> /dt	Peak rate fall of reverse recovery current
dv/dt	Rate of diode voltage rise
Е	Energy
E <sub>A</sub>	Avalanche energy
E <sub>AR</sub>	Avalanche energy, repetitive
E <sub>AS</sub>	Avalanche energy, single pulse
E <sub>off</sub>	Turn-off loss energy
E <sub>on</sub>	Turn-on loss energy
F	Frequency
G	Gate
G <sub>fs</sub>	Transconductance
I	Current
I	Current, instantaneous value
I <sub>AR</sub>	Avalanche current, repetitive
I <sub>D</sub>	DC drain current
I <sub>Dpuls</sub>	DC drain current, pulsed
I <sub>DSS</sub>	Drain cutoff current
I <sub>DSV</sub>	Drain cutoff current with gate voltage applied
I <sub>C</sub>	Collector current
I <sub>CM</sub>	Peak collector current
I <sub>CES</sub>	Collector cut-off current, gate-emitter short-circuited
I <sub>CRM</sub>	Repetitive peak collector current
I <sub>Cpuls</sub>	Collector current, pulsed
$I_{G}$	Gate current

Symbols	Terms
l <sub>F</sub>	General diode forward current
I <sub>FSM</sub>	Diode current surge crest value 50 Hz sinusoidal
I <sub>c nom</sub> , I <sub>c</sub>	Continuous DC collector current
I <sub>GSS</sub>	Gate-Source leakage current
I <sub>RM</sub>	Diode peak reverse recovery current
I <sub>SM</sub>	Inverse diode direct current, pulsed
I <sub>GES</sub>	Gate leakage current, collector-emitter short-circuited
IL	Current through inductance
I <sub>RRM</sub>	Maximum reverse recovery current
K	Cathode
L	Inductance
L <sub>L</sub>	Load inductance
L <sub>p</sub>	Parasitic inductance (e.g. lines)
L <sub>σ</sub>	Leakage inductance
P <sub>AV</sub>	Avalanche power losses
P <sub>sw</sub>	Switching power losses
P <sub>tot</sub>	Total power dissipation
P <sub>con</sub>	Conducting state power dissipation
$Q_G$	Gate charge
$Q_{GS}$	Charge of Gate-Source capacitance
$Q_{GD}$	Charge of Gate-Drain capacitance
$Q_{Gtot}$	Total Gate charge
Q <sub>rr</sub>	Reverse recovery charge
R <sub>DS(on)</sub>	Drain-Source on state resistance
$R_G$	Gate resistance
$R_{Gint,} r_{g}$	Internal gate resistance
R <sub>GE</sub>	Gate-emitter resistance
$R_{Gon}$	Gate-turn on resistance
$R_{Goff}$	Gate-turn off resistance
R <sub>GS</sub>	Gate-Source resistance
R <sub>i</sub>	Internal resistance (pulse generator)
$R_L$	Load resistance
R <sub>thCH</sub>	Thermal resistance, case to heat sink
R <sub>thHA</sub>	Thermal resistance, heat sink to ambient
$R_{thJA}$	Thermal resistance, junction to ambient
R <sub>thJC</sub>	Thermal resistance, junction to case
R <sub>thJS</sub>	Thermal resistance, junction to soldering point
S	Source
Т	Cycle time; temperature
T <sub>A</sub>	Ambient temperature
T <sub>C</sub>	Case temperature

Symbols	Terms
t	Time, general
t <sub>1</sub>	Instant time
t <sub>d off</sub>	Turn-off delay time
t <sub>d on</sub>	Turn-on delay time
t <sub>f</sub>	Fall time
T <sub>i</sub>	Chip or operating temperature
t <sub>p</sub>	Pulse duration time
T <sub>vj max</sub>	Maximum junction temperature
T <sub>vj op</sub>	Temperature under switching condition
t <sub>off</sub>	Turn-off time
t <sub>on</sub>	Turn-on time
t <sub>r</sub>	Rise time
t <sub>rr</sub>	Reverse recovery time
T <sub>stg</sub>	Storage temperature
$T_{sold}$	Soldering temperature
V	Voltage, instantaneous value
V <sub>IN</sub>	Drive voltage
V <sub>(BR)CES</sub>	Collector-emitter breakdown voltage
$V_{(BR)DSS}$	Drain-Source Avalanche breakdown voltage
$V_{CC}$	Supply voltage
$V_{CE}$	Collector-emitter voltage
$V_{CES}$	Collector-emitter voltage, gate-emitter short-circuited
V <sub>CEsat</sub>	Collector-emitter saturation voltage
$V_{CGR}$	Collector-Gate voltage
$V_{DD}$	Supply voltage
$V_{DGR}$	Drain-Gate voltage
V <sub>DS</sub>	Drain-Source voltage
V <sub>F</sub>	Diode forward voltage
$V_{GE}$	Gate-emitter voltage
$V_{GES}$	Gate-emitter voltage, collector-emitter short-circuited
$V_{GE(th)}$	Gate-emitter threshold voltage (IGBT)
$V_{GS}$	Gate-Source voltage
$V_{GSth}$	Gate threshold voltage
$V_{SD}$	Inverse diode forward voltage
V <sub>plateau</sub>	Gate plateau voltage
$Z_{thJA}$	Transient thermal resistance, chip to ambient
Z <sub>thJS</sub>	Transient thermal resistance, chip to solder point
Z <sub>thJC</sub>	Transient thermal resistance, chip to case

### 8 References

Infineon Technologies AG 'IGBT Modules Technologies, Driver and Application' ISBN 978-3-00-032076-7