

Using Decoupling Capacitors

Author: Cypress

Associated Project: No

Associated Part Family: HOTLink® Transmitter/Receiver

Software Version: N/A

Associated Application Notes: AN1162

AN1032 provides recommendations on the use of decoupling capacitors for the HOTLink family of data communication products.

Introduction

Network analysis is used to prove that the conventional recommendation of using widely spaced values can, in many circumstances, cause less than ideal operation. Simpler, more reliable designs will often result from following the design guidelines of this note.

The Problem

Faster edges, more sensitive devices, and higher clock rates all demand good decoupling of the power supplies.

Decoupling

Decoupling is the process of breaking coupling between portions of systems and circuits to ensure proper operation.


Bypassing

Bypassing is the practice of adding a low-impedance path to shunt transient energy to ground at the source. It is required for proper decoupling.

Design practices that work for lower system speeds and slower logic may not work well when the system speed increases. The common practice of using two different capacitance values for decoupling can:

- Increase the RFI/EMI problems
- Reduce the reliability of operation
- Reduce the noise tolerance

Figure 1. Z vs. f for Parts of a Real Capacitor



Each physical component in a design brings with it an additional parasitic components determined by the design and mounting of that component in the system.

Figure 1 shows the behavior of two ideal components, a capacitor and an inductor, that represent the reactive parts of the capacitor shown in Figure 2. When there is no lead inductance or resistance, the resulting capacitive reactance approaches 0 Ω with increasing frequency. The inductive reactance of the ideal inductor, without any stray capacitance, approaches infinity.

A real capacitor includes both an inductor and resistor in the form of leads, traces, and even ground planes in series with it (Figure 2).

Multi-layer chip capacitors (MLC) have approximately 5 nH of parasitic inductance when mounted on a printed circuit board. The component drawn on the schematic (Figure 2) shows a 22-nF capacitor, the system sees the 22-nF capacitor in series with a 5-nH inductor and a 30-mΩ resistor.

The impedance curve of Real capacitors resembles the traces marked 22-nF and 100-pF of Figure 3. The shape of these calculated curves match those found in a capacitor manufacturer's data sheets. This means that, in a circuit, a capacitor acts as a low-impedance element only over a limited range of frequencies.

To extend this frequency range, many references propose adding a second capacitor to bypass frequencies outside the limited range of the single capacitor. This approach expects a resulting impedance curve like the solid line marked Expected in Figure 3. This solution, however, is not mathematically sound and has a significant problem at intermediate frequencies.

The intermediate frequency problem comes from the parasitic elements present in the Real circuit shown in Figure 4. The circuit on the left represents the schematic form of a typical decoupling arrangement, a 22-nF and a 100-pF capacitor in parallel.

Conventional wisdom suggests that the 100-pF should decouple the high frequencies, and the 22-nF should decouple the low frequencies. However, the combination results in some unexpected interactions. The circuit on the right in Figure 4 shows a clearer representation of the system, including the parasitic inductances and resistances. It contains all the components necessary to create a resonant tank circuit (with its resulting parallel resonant pole).

Figure 5 shows a combined plot of Z vs. frequency of this circuit. The values given for effective series resistance (ESR; 30 mΩ) and effective series inductance (ESL; 5-nH) are achievable on real PCBs using good layouts and surface-mounted capacitors.

The graph on Figure 5 shows a range of frequencies where this combination of two capacitors results in higher impedance than that of the larger capacitor alone. For the combination shown, this range includes approximately 15 MHz through 175 MHz. Notice the large peak in reactance at 150 MHz is due to parallel resonance of the two capacitors. Any energy from the rest of the system (ICs, clocks, and harmonics), over this intermediate range of frequencies, will see a higher impedance than that of a single 22-nF capacitor alone.

Over this range of frequencies, the parallel combination bypasses less of the energy to ground.

Figure 2. The "Real" Schematic




Figure 3. Expected Impedance of "Real" Capacitors





Figure 4. The “Real” Schematic




The height of the peak shown in [Figure 5](#) varies inversely with the ESR of the capacitors. As components and board designs improve, the height of the resulting peak increases due to a reduction of the system ESR. The exact shape and location of the parallel resonant peak will vary for each system depending on the design of the printed circuit board (PCB) and choice of capacitors.

Recommendations

The following recommendations can improve the resulting designs:

- Use only one value of capacitor.
- Choose the capacitor based on the self-resonant characteristics from the manufacturers' data sheet to match the clock rate or expected noise frequency of the design.
- Use as many capacitors as needed for your range of frequencies. As an example, the capacitor shown (22-nF) has a self resonant frequency of approximately 11 MHz, and a useful (less than 1 Ω) impedance range of 6 to 40 MHz. Use as many of these as needed to achieve the desired level of decoupling.
- Use a minimum of one capacitor per power pin, placed as physically close to the to the power pins of the IC as possible to reduce the parasitic inductance.
- Keep lead lengths on the capacitors below 6 mm between the capacitor end caps and the ground or power pins.
- Place the bypass capacitors on the same side of the PCB as the ICs. [Figure 6](#) shows an example of a recommended layout for a HOTLink[®] Transmitter and Receiver.

Figure 5. Real Z vs. f for parallel 22-nF and 100-pF Capacitors



A special note about Figure 6: in both of the layouts, only one connection is made to the VCC plane. This is done so that the noise, generated both inside the IC and external to this portion of the circuit, must go through the single to the power plane. The additional reactance helps to keep the noise from spreading throughout the rest of the system.

While HOTLink parts tolerate a fairly large amount of VCC noise, the absolute best performance is achieved by following the recommendations listed in this application note.

Figure 6. Sample Layouts





Figure 7. Real Z vs f for Parallel 22-nF and 10-nF Capacitors



What About Multiple Clocks?

When the design calls for multiple clock frequencies, use the same raised power plane structures as shown in [Figure 6](#), and use the correct value of capacitor for each section, maintaining only one value per section. Other forms of power supply isolation may be found in the Cypress application note “HOTLink Design Considerations, [AN1162](#)” in the discussion on Power Distribution Requirements for Optical Drivers.

The isolation provided by the slotted power plane keeps the noise of one section away from the sensitive parts of the other sections, and allows the separation of the capacitor values.

What About Variable Clock Frequencies?

Bypassing ICs when the clock rate changes over a wide range of frequencies presents the most difficult situation covered here. Fortunately, most data communications applications use only a single clock rate.

When the range of operation of a single design covers a large range of frequencies, placing two capacitors that are within approximately 2:1 of each other in capacitance results in a wider low-impedance zone and allows a broad range of bypass frequencies. Notice in [Figure 7](#) that the peak in the reactance still occurs, but that the maximum impedance stays well below 1.5 W and that the usable range (less than 1.5 W) now extends from approximately 3.25 MHz to 100 MHz. Use this multiple decoupling capacitor method only when a wide range of frequencies must be bypassed around a single integrated circuit and adequate range cannot be achieved by a single capacitor. Again, the capacitors must remain within a 2:1 range to prevent the reactance peak from exceeding useful limits.

Summary

Applying these techniques resulted in improving the measured optical margin of a HOTLink-based optical link card (OLC) by about 1 dB. It simplifies the Bill of Materials by using only one value instead of two. Finally, using only one value of capacitor provided the best jitter measurements of the HOTLink Transmitter.

Document History

Document Title: AN1032 – Using Decoupling Capacitors

Document Number: 001-19299

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	1408983	SAAC	09/19/2007	New Document
*A	3059376	SAAC	10/14/2010	Reviewed Content – No change
*B	3412600	SAAC	10/19/2011	Template update Converted from FrameMaker to Word
*C	4559299	SAAC	11/03/2014	Sunset Review Updated template
*D	5797317	AESATMP9	07/04/2017	Updated logo and copyright.

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/go/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

©Cypress Semiconductor Corporation, 2007-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.