Customer training workshop: Device Configurator_Clock configuration

TRAVEO[™] T2G CYT4BF series Microcontroller Training V2.0.0 2023-04



Please read the Important notice and warnings at the end of this document



- This document helps application developers understand how to use the clock configuration of the Device Configurator as part of creating a ModusToolbox[™] application
 - The Device Configurator is part of a collection of tools included with the ModusToolbox[™] software. It provides a GUI to configure the target device.
- ModusToolbox[™] tools package version
 - 3.0.0
- > Device Configurator version

- 4.0

- > Device
 - The TRAVEO[™] T2G CYT4BFBCH device is used in this code example.
- > Board
 - The TRAVEO[™] T2G KIT_T2G-B-H_EVK board is used for testing.



> Clock system for TRAVEO[™] T2G body high has the following features:

- Supports high and low-speed clocks, using both internal and external clock sources.
- Internal real time clock (RTC) for the clock input.
- Supports phase-locked loop (PLL) and frequency-locked loop (FLL) to generate clocks that operate the internal circuit at a high speed.
- Supports a function to monitor clock operation and to measure the clock difference of each clock with reference to a known clock.



Introduction (contd.)

> Clock configuration in Device Configurator:

- The device configurator allows to configure the following clocks:
 - System clocks
 - FLL
 - PLL0/1 (200MHz PLL), PLL400M0/1 (400MHz PLL)
 - High-frequency clocks
 - CLK_HF0 to CLK_HF7
 - Input clocks
 - ECO, EXTCLK, ILO0, ILO1
 - IMO (locked enabled by default because it is not supported)
 - WCO (enabled on startup timing)
 - Miscellaneous clocks
 - CLK_ALT_SYS_TICK, CLK_BAK, CLK_LF, ECO pre-scaler etc
 - Peripheral clock dividers
 - Peripheral clock dividers (8-bit, 16-bit, and 24.5-bit)



Launch the Device Configurator

> From Eclipse IDE

You can launch the Device Configurator by following either of these methods:

 a) Right-click on the project in the Project Explorer and select ModusToolbox[™] > Device Configurator <version>

b) Click the Device Configurator link in the Quick Panel



```
Quick Panel
CO-Variables
Coversions
Coversi
```



> Device Configurator view – System tab

- Configure each of the clocks (system clocks, high-frequency clocks, input clocks, miscellaneous clocks)



-

Device Configurator for clock configuration (contd.)

Device Configurator view – Peripheral-Clocks tab

Configure peripheral clock dividers _

🗳 C:/Users/shimadaqo/mtw/Clock Configuration Training/bsps/TARGET APP KIT T2G-B-H EVK/config/design.modus - Device Configurator 4.0 × File Edit View Help 8 bit Divider 3 (CYBSP TRACE CLK DIV) - Parameters CYT4BFBCHE 8× Peripherals Pins Analog-Routing System Peripheral-Clocks DMA Enter filter text... 🖉 🖸 🖻 🖽 🖉 🍸 🖻 🖻 🤸 🗎 🖺 Enter filter text Name Value Overview Resource Personality Name(s) Configuration Help Open Peripherals Clock Dividers Documentation Peri Clock Group 0 × 8 bit General Source Clock CLK_PERI (50 MHz ± 2.4%) 8 bit Divider 0 peri 0 group 0 div 8 0 ⑦ Divider 8 bit Divider 1 peri 0 group 0 div 8 1 ? Frequency 50 MHz ± 2.4% 8 bit Divider 2 peri 0 group 0 div 8 2 (?) Start on Reset \checkmark 8 bit Divider 3 CYBSP TRACE CLK DIV Y 16 bit Peripherals P Debug clock trace in [USED] 16 bit Divider 0 peri_0_group_0_div_16_0 16 bit Divider 1 peri 0 group 0 div 16 1 16 bit Divider 2 peri 0 group 0 div 16 2 ✓ 24.5 bit 24.5 bit Divider 0 peri 0 group 0 div 24 5 0 Select the used Configure the parameters of the Clock Group 1 clock divider hit selected divider, and display 8 bit Divider 0 peri_0_group_1_div_8_0 setting in the Code Preview tab 8 bit Divider 1 peri 0 group 1 div 8 1 8 bit Divider 2 peri_0_group_1_div 8 2 8 bit Divider 3 peri_0_group_1_div_8_3 8 bit Divider 4 peri_0_group_1_div_8_4 8 bit Divider 5 peri_0_group_1_div_8_5 8 bit Divider 6 peri_0_group_1_div_8_6 8 bit Divider 7 peri 0 group 1 div 8 7 8 bit Divider 8 peri 0 group 1 div 8 8 8 bit Divider 9 peri_0_group_1_div_8_9 8 bit Divider 10 peri 0 group 1 div 8 10 8 bit Divider 3 (CYBSP_TRACE_CLK_DIV) - Parameters Code Preview

> Follow these steps to use the Device Configurator for clock setting:

- Save the file to generate source code.
- The Device Configurator generates code into a "GeneratedSource" directory in your Eclipse IDE application, or in the same location you saved the *.modus file for non-IDE applications. That directory contains the necessary source (.c) and header (.h) files for the generated firmware, which uses the relevant driver APIs to configure the hardware.
- No additional settings are required as the clock settings use a preconfigured structure in Device Configurator. It is set in the *cybsp_init()* function in main.c.



Clock configuration

> Create project

1) Click "New Application" in the Quick Panel and open the Choose Board Support Package (BSP) window

Quick Panel Variables 🐄 Expressions 🂊 Breakpoints	
Eclipse IDE for ModusToolbox™	
→ Start	
New Application	ct "New Application"
Search Online for Code Examples	
 Search Online for Code Examples Search Online for Libraries and BSPs 	
 Search Online for Code Examples Search Online for Libraries and BSPs Training Material 	

- 2) Select "TRAVEO™ BSPs" and "KIT_T2G-B-H_EVK"
- 3) Click the "Next" button and open the Application window
- 4) Check the "Empty App" In this use case, it changes to "Clock_Configration_training". You can change the application name.
- 5) Click the Create button to start application creation



Clock configuration (contd.)



> Launch the Device Configurator

- 1) Select the "Clock_configuration_training" project.
- 2) Click the Device configurator in the Quick Panel
- 3) Then, open the Device Configurator window





> Use case

- Input clocks
 - IMO: 8.0000 MHz
- System clocks
 - PLL400M0: Input ECO, Output 100.000 MHz
 - PLL400M1: Input ECO, Output 350.000 MHz
- High-frequency clocks
 - CLK_HF0: Input PLL400M0 (CLK_PATH1), Output 100.000 MHz (Divide by 1)
 - CLK_HF1: Input PLL400M1 (CLK_PATH2), Output 350.000 MHz (Divide by 1)
- Output
 - CLK_MEM: Output 100.000 MHz (Divide CLK_HF0 by 1)
 - CLK_SLOW: Output 100.000 MHz (Divide CKK_MEM by 1), connected to CM0+ clock input
 - CLK_FAST0: Output 350.000 MHz (Divide CLK_HF1 by 1), connected to CM7 instance 0 clock input.
 - CLK_FAST1: Output 350.000 MHz (Divide CLK_HF1 by 1), connected to CM7 instance 1 clock input



> Input clocks

~	Input			
	ECO	srss_0_clock_0_eco_0	ECO-3.0	\sim
	EXTCLK	srss_0_clock_0_ext_0		
	✓ ILO0	srss_0_clock_0_ilo_0	ILO-3.0	\sim
	✓ IL01	Select IMO		\sim
	🖻 IMO 🚄	srss_0_clock_0_imo_0	IMO-3.0	\sim
	🗹 🚺 wco	srss_0_clock_0_wco_0	WCO-3.0	\sim

IMO - Parameters		8	×
Enter filter text			Ŧ
Name	Value	Confirm Input Clock is 8.000 MHz	
? Configuration Help	Open SysClk	<u>Documentation</u>	
✓ General	_	_/	
? Frequency	🖱 8 MHz ±	1%	



> System clocks (PATH_MUX1/2, PLL400M0/1)

\sim	FL	L+	Ρ	L	L



Enter filter text			/ U5	
N	14.1			
Name	value			
✓ Overview				
? Configu	ration Help Open Clock Pa	ath Source Documentation		
✓ General				
(?) Source (llock IMO			
() Source i				
		\mathbf{i}		
PATH_MUX2 - Parar	neters			8
PATH_MUX2 - Parar	neters			8 : D (
PATH_MUX2 - Parar Enter filter text	neters		Ö	8 : 8 (
PATH_MUX2 - Parar Enter filter text Name	Value	Select the IMO	J	8 : 0 (
PATH_MUX2 - Parar Enter filter text Name Y Overview	Value	Select the IMO	<u></u> 0	8 : 0 (
PATH_MUX2 - Parar Enter filter text Name V Overview (?) Configu	value Value	Select the IMO	J	e :
PATH_MUX2 - Parar Enter filter text Name V Overview (?) Configu V General	Value ration Help <u>Open Clock P</u>	Select the IMO	J	8 (
PATH_MUX2 - Parar Enter filter text Name V Overview (?) Configu V General (?) Source (?)	Value ration Help <u>Open Clock Pr</u>	Select the IMO	J	8 0
PATH_MUX2 - Parar Enter filter text Name V Overview ⑦ Configu General ⑦ Source (Value ration Help <u>Open Clock Pr</u> Clock	Select the IMO	J	8 0

PLL400M0 - Parameters		ē ×
Enter filter text		a 🗉 🖾
Name	Value	
✓ Overview		
⑦ Configuration Help	Open PLL Documentation	
✓ General		Set 100.000 MHz
(?) Source Frequency	8 MHz ± 1%	
(?) Low Frequency Mode	🗂 false	
(?) Configuration	Automatic	~
⑦ Desired Frequency (MHz)	100.000	
Optimization	Min Power	
? Feedback (16-200)	<u> </u>	
? Reference (1-16)	<u></u> 1	
⑦ Output (2-16)	<u></u> 4	
? Fraction divider (0-16777215)	0 🗂 0	
? Fraction Dither	false	
? Fraction Enable	🗂 true	
? Actual Frequency	100 MHz ± 1%	
PLL400M1 - Parameters		ē ×
PLL400M1 - Parameters Enter filter text		5 × 2 ⊍ ⊑ ⊞
PLL400M1 - Parameters Enter filter text Name	Value	5 × 2 5 €
PLL400M1 - Parameters Enter filter text Name	Value	8 ×
PLL400M1 - Parameters Enter filter text Name Voreview (?) Configuration Help	Value Open PLL Documentation	8 × 2 0 1 1
PLL400M1 - Parameters Enter filter text Name Vorview () Configuration Help V General	Value Open PLL Documentation	
PLL400M1 - Parameters Enter filter text Name V Overview (?) Configuration Help General (?) Source Frequency	Value Open PLL Documentation C 8 MHz ± 1%	e ×
PLL400M1 - Parameters Enter filter text Name V Overview O Configuration Help General O Source Frequency O Low Frequency Mode	Value Open PLL Documentation B MHz ± 1% false	<i>®</i> ×
PLL400M1 - Parameters Enter filter text Name V Overview ⑦ Configuration Help V General ⑦ Source Frequency ⑦ Low Frequency Mode ⑦ Configuration	Value Open PLL Documentation a MHz ± 1% false Automatic	
PLL400M1 - Parameters Enter filter text Name V Overview O Configuration Help General O Source Frequency O Configuration O Desired Frequency (MHz)	Value Open PLL Documentation 8 MHz ± 1% false Automatic 550.000	€ ×
PLL400M1 - Parameters Enter filter text Name V Overview () Configuration Help General () Source Frequency () Low Frequency Mode () Configuration () Desired Frequency (MHz) () Optimization () Optimization () Desired Frequency (MHz) () Optimization (Value Open PLL Documentation B MHz ± 1% false Automatic 350.000 Min Power	€ ×
PLL400M1 - Parameters Enter filter text Name V Overview ③ Configuration Help V General ③ Source Frequency ④ Low Frequency Mode ④ Configuration ④ Desired Frequency (MHz) ④ Optimization ④ Peedback (15-200)	Value Open PLL Documentation 8 MHz ± 1%	€ ×
PLL400M1 - Parameters Enter filter text Name V Overview ② Configuration Help V General ③ Source Frequency ⑦ Low Frequency Mode ⑦ Configuration ③ Desired Frequency (MHz) ③ Optimization ③ Feedback (16-200) ③ Reference (1-16)	Value Open PLL Documentation 8 MHz ± 1% false Automatic S50.000 Min Power 87 1	€ ×
PLL400M1 - Parameters Enter filter text Name Overview On Grand Our Grequency Our Grequency Mode Our Grequency Mode Our Grequency Mode Our Grequency (MHz) Optimization Peedback (16-200) Reference (1-16) Output (2-16)	Value Open PLL Documentation 8 MHz ± 1% false Automatic 550.00 Min Power 87 1 2	● ×
PLL400M1 - Parameters Enter filter text Name V Overview ⑦ Configuration Help V General ⑦ Source Frequency ⑦ Low Frequency Mode ⑦ Configuration ⑦ Desired Frequency (MHz) ⑦ Optimization ⑦ Feedback (16-200) ⑦ Reference (1-16) ⑦ Output (2-16) ⑦ Frequency (0-16777215	Value Open PLL Documentation B MHz ± 1% false Automatic 350.000 Min Power 87 1 2 0 3836608	€ ×
PLL400M1 - Parameters Enter filter text Name	Value Open PLL Documentation 8 MHz ± 1% 6 are 4 automatic 350.000 Min Power 8 7 1 2 6 87 1 2 6 88608 6 1 false	<i>s</i> ×
PLL400M1 - Parameters Enter filter text Name	Value Open PLL Documentation	



> High-frequency clocks (CLK_HF1, CLK_HF2)

\sim	High Frequency		
	CLK_FAST0	srss_0_clock_0_fastclk_0 CLK_FAST-2.0	
	CLK_FAST1	Srss_0 Soloot CLK, HE0	
	CLK_HF0	srss_0IF-3.0	
	CLK_HF1	Select CLK HF1	
	CLK_HF2	srss_0_clock_0_htclk_2 CLK_HF-3.0	
	CLK_HF3	srss_0_clock_0_hfclk_3 CLK_HF-3.0	
	CLK_HF4	srss_0_clock_0_hfclk_4 CLK_HF-3.0	
	CLK_HF5	srss_0_clock_0_hfclk_5 CLK_HF-3.0	
	CLK_HF6	srss_0_clock_0_hfclk_6 CLK_HF-3.0	
	CLK_HF7	srss_0_clock_0_hfclk_7 CLK_HF-3.0	





> Output (CLK_MEM, CLK_SLOW, CLK_FAST0/1)

 High Frequency 		CLK_MEM - Parameters		CLK_SLOW - Parameters	
CLK_FAST0	srss_0_clock_0_fastclk_0	Enter filter text		Enter filter text	
CLK_FAST1	srss_0_clock_0_fastclk_1	Name	Value	Name	Value
CLK_HF0	srss_0_clock_0_hfclk_0	Overview Overview Configuration Help	Open Mem Clock Documentation	 Overview Configuration Help 	Open Slow Clock Documentation
CLK_HF1	srss_0_clock_0_hfclk_1	✓ General		✓ General	
CLK_HF2	srss_0_clock_0_hfclk_2	Source Clock	Divide by 1	 ?) Source Clock ?) Divider 	Divide by 1
CLK_HF3	srss_0_clock_0_hfclk_3	Orvider Prequency	100 MHz	? Frequency	100 MHz
CLK_HF4	srss_0_clock_0_hfclk_4	0		I	
CLK_HF5	srss_0_clock_0_hfclk_5				
CLK_HF6	srss_0_clock_0_hfclk_6	CLK_FAST0 - Parameters		CLK_FAST1 - Parameters	
CLK_HF7	srss_0_clock_0_hfclk_7	Enter filter text		Enter filter text	
CLK_MEM	srss_0_clock_0_memclk_0	Name	Value	Name	Value
CLK_PERI	srss_0_clock_0_periclk_0	Overview Overview Overview Overview	Open Fast Clock Documentation	 Overview Configuration Help 	Open Fast Clock Documentation
CLK_SLOW	srss_0_clock_0_slowclk_0	✓ General		✓ General	
•	Select each clocks	Source Clock Integer Divider Fractional Divider	CLK_HF1 (350 MHz)	 ? Source Clock ? Integer Divider ? Fractional Divider 	CLK_HF1 (350 MHz) Divide by 1
		(2) Frequency	~ 	? Frequency	🖰 350 MHz



> Use case

- Input clocks
 - ECO: 16.0000 MHz
- System clocks
 - PLL400M1: Input ECO, Output 196.608 MHz
- High-frequency clocks
 - CLK_HF5: Input PLL400M1 (CLK_PATH2), Output 196.608 MHz (Divide by 1)
- Output
 - Audio (I2S): Output 24.576 MHz (Divide CLK_HF5 by 8)



> Input clocks

~	Input	Select ECO		
	🗹 ECO 🖌	srss_0_clock_0_eco_0	ECO-3.0	
	EXTCLK	srss_0_clock_0_ext_0		
	ILO0	srss_0_clock_0_ilo_0	ILO-3.0	
	🗹 IL01	srss_0_clock_0_ilo_1	ILO-3.0	\sim
	DIMO	srss_0_clock_0_imo_0	IMO-3.0	
	🖂 🕕 wco	srss_0_clock_0_wco_0	WCO-3.0	\sim

ECO - Parameters		8 ×
Enter filter text		🖉 🖻 🖻
Name 🗸 Overview	Set to 16.000	/alue
? Configura	ation Help	Open ECO Documentation
✓ General		
? Frequence	y (MHz)	16.0000
? Accuracy	(±ppm)	0
? Accuracy	(±%)	<u></u>
⑦ Drive Lev	el (uW)	100
? Equivaler	t Series Resistance ESR (ohm)	50
⑦ Crystal Sh	unt Capacitance C0 (pF)	0
Parallel Le	oad Capacitance Cload (pF)	18
 Connections 		
⑦ Input		P21[2] analog (CYBSP_ECO_IN) [USED]
Output		P21[3] analog (CYBSP_ECO_OUT) [USED]



> System clocks (PATH_MUX2, PLL400M1)

✓ FLL-	+PLL		-					
	FLL	srss_0_clock_0_fll_0	FLL-4.0	\sim	PATH_MUX2 - Parameters			₽ × PLL
	PATH_MUX0	srss_0_clock_0_pathmux_0	PATH_MUX-3.0	\sim	Enter filter text		Soloct the ECO	Ent
	PATH_MUX1	srss_0_clock_0_pathmux_1	PATH_MUX-3.0	\sim	Name Y Overview	Value	Select the ECO	Na V
[PATH_MUX2	srss_0_clock_0_pathmux_2	PATH_MUX-3.0	~	? Configuration Help	Open Clock Path Sour	ce Documentation	
	PATH_MUX3	s of the state	DATI ANY PO	~	✓ General (?) Source Clock	ECO	- 	~ ~
	PATH_MUX4	Select PATH_M	IUX2 ₀	JX2 0	 Source Frequency 	🗂 16 MHz		
	PATH_MUX5	for PLL#0 input	.0	\sim				
	PATH_MUX6	srss_0_clock_0_pathmux_6	PATH_MUX-3.0	\sim				
	PLL0	srss_0_clock_0_pll_0	PLL-3.0	\sim				
	PLL1	srss_0_clock_0_pll_1	PLL-3.0	\sim				
	PLL400M0	srss_0_clock_0 Select P	LL400M1					
[PLL400M1	s_0_clock_0_pll400m_1	PLL400-1.0	\sim				

PLL400M1 - Parameters	₽×
Enter filter text	20 🗉 🕀
Name	Value
 Overview 	
⑦ Configuration Help	Open PLL O I LOOD DOOD NULL
✓ General	Set 196.608 MHz
② Source Frequency	16 MHz
② Low Frequency Mode	🗋 false
⑦ Configuration	Automatic ~
⑦ Desired Frequency (MHz)	196.608
⑦ Optimization	🗂 Min Power
? Feedback (16-200)	<u> </u>
? Reference (1-16)	<u>1</u>
⑦ Output (2-16)	<u>3</u>
? Fraction divider (0-16777215)	14495514
? Fraction Dither	false
? Fraction Enable	🗂 true
Actual Frequency	196.608 MHz



> High-frequency clocks (CLK_HF5) and audio (I2S) output

\sim	High Frequency			
	CLK_FAST0	srss_0_clock_0_fastclk_0	CLK_FAST-2.0	\sim
	CLK_FAST1	srss_0_clock_0_fastclk_1	CLK_FAST-2.0	\sim
	CLK_HF0	srss_0_clock_0_hfclk_0	CLK_HF-3.0	\sim
		srss_0_clock_0_hfclk_1	CLK_HF-3.0	\sim
	CLK_HF2	srss_0_clock_0_hfclk_2	CLK_HF-3.0	\sim
	CLK_HF3	srss_0_clock_0_hfclk_3	CLK_HF-3.0	\sim
	CLK_HF4	srss_0 Select CLK_HF	5 ^{HF-3.0}	~
	CLK_HF5	srss_0_clock_0_hfclk_5	CLK_HF-3.0	~
	CLK_HF6	srss_0_clock_0_hfclk_6	CLK_HF-3.0	\sim
		srss_0_clock_0_hfclk_7	CLK_HF-3.0	~





> Use case

- Input clocks
 - IMO: 8.0000 MHz
- System clocks
 - PLL400M1: Input IMO, Output 196 MHz
- High-frequency clocks
 - CLK_HF2: Input PLL400M1 (CLK_PATH2), Output 196 MHz (Divide by 1)
- Output (Peripheral Clock Group 1)
 - 16 bit Divider 0: Output 13.07 MHz (Divide CLK_HF2 by 15)
- See the EVTGEN_trigger_ADC application for operation



> Input clocks

\sim	Input			
	ECO	srss_0_clock_0_eco_0	ECO-3.0	
	EXTCLK	srss_0_clock_0_ext_0		
	ILO0	srss_0_clock_0_ilo_0	ILO-3.0	
	🗹 ILO1	Select IMO	ILO-3.0	
	🔁 IMO	srss_0_clock_0_imo_0	IMO-3.0	
	🖂 🕕 wco	srss_0_clock_0_wco_0	WCO-3.0	

IMO - Parameters		8	×
Enter filter text		2 5 🖻	Ŧ
Name	Value		
✓ Overview	Confirm Input Clock is 8.000 MHz		
? Configuration Help	Open SysClk Documentation		
✓ General			
? Frequency	🖰 8 MHz ± 1%		



> System clocks (PATH_MUX2, PLL400M1)

FLL+PLL			
FLL	srss_0_clock_0_fll_0	FLL-4.0	\sim
PATH_MUX0	srss_0_clock_0_pathmux_0	PATH_MUX-3.0	\sim
PATH_MUX1	srss_0_clock_0_pathmux_1	PATH_MUX-3.0	\sim
PATH_MUX2	srss_0_clock_0_pathmux_2	PATH_MUX-3.0	\sim
PATH_MUX3	s s s s s s s s s s s s s s s s s s s	DATH MUNCPO	\sim
PATH_MUX4	Select PATH_N	1UX2 0	\sim
3	I for DLL#0 input		
PATH_MUX5		0.	\sim
PATH_MUX5 PATH_MUX6	srss_0_clock_0_pathmux_6	.0 PATH_MUX-3.0	\sim
 ➢ PATH_MUX5 ➢ PATH_MUX6 ✓ PLL0 	srss_0_clock_0_pathmux_6 srss_0_clock_0_pll_0	0 PATH_MUX-3.0 PLL-3.0	\rightarrow
 PATH_MUX5 PATH_MUX6 PLL0 PLL1 	sTOTT LL#O INPUT srss_0_clock_0_pathmux_6 srss_0_clock_0_pil_0 srss_0_clock_0_pil_1	0 PATH_MUX-3.0 PLL-3.0 PLL-3.0	\rightarrow \rightarrow \rightarrow \rightarrow
PATH_MUX5 PATH_MUX6 PLL0 PLL1 PLL400M0	srss_0_clock_0_pll_0 srss_0_clock_0_pll_1 srss_0_clock_0_pll_1	0 PATH_MUX-3.0 PLL-3.0 PLL-3.0 PLL-3.0 PLL400M1	$\langle \rangle$ $\langle \rangle$ $\langle \rangle$



PLL400M1 - Parameters	ē ×
Enter filter text	al 🖉 🖾 🖽
Name	Value
✓ Overview	
Configuration Help	Open PLL Documentation
✓ General	Set 196 MHz
Source Frequency	B 8 MHz
② Low Frequency Mode	🖹 false
Configuration	Automatic ~
⑦ Desired Frequency (MHz)	196.000
Optimization	Min Power
? Feedback (16-200)	<u>73</u>
? Reference (1-16)	<u>1</u>
Output (2-16)	<u>3</u>
? Fraction divider (0-16777215)	8388608
? Fraction Dither	false
? Fraction Enable	🗋 true
Actual Frequency	196 MHz ± 1%



> High-frequency clocks (CLK_HF2)

\sim	High Frequency			
	CLK_FAST0	srss_0_clock_0_fastclk_0	CLK_FAST-2.0	\sim
	CLK_FAST1 CLK_HF0 CLK_HF1	srss_0_clock_0_fastclk_1	CLK_FAST-2.0	\sim
		srss_0_clock_0_hfclk_0	CLK_HF-3.0	\sim
		srss_0 Select CLK_H	F2	\sim
	CLK_HF2	srss_0_clock_0_hfclk_2	CLK_HF-3.0	\sim
	CLK_HF3	srss_0_clock_0_hfclk_3	CLK_HF-3.0	\sim
	CLK_HF4	srss_0_clock_0_hfclk_4	CLK_HF-3.0	\sim
	CLK_HF5	srss_0_clock_0_hfclk_5	CLK_HF-3.0	\sim
	CLK_HF6	srss_0_clock_0_hfclk_6	CLK_HF-3.0	\sim
	CLK_HF7	srss_0_clock_0_hfclk_7	CLK_HF-3.0	\sim





> Output (Peripheral Clock Group 1)

Resource	Name(s)	Personality		16 bit Divider 0 - Parameters		đ	
 Peri Clock Group 0 				Enter filter text		<u>/</u> U	
> 8 bit				Name	Value		
> 16 bit				Name	value		
> 24.5 bit				✓ Overview	Divide hus	4 -	
 Peri Clock Group 1 				⑦ Configuration Help	Open Periphe Divide by	15	
> 8 bit	Select 16 bit Divi	ider 0		✓ General			
✓ 16 bit				③ Source Clock	CLK_HF2 / 196 MHz ± 1%)	
I6 bit Divider 0	peri_0_group_1_div_16_0	Peripheral Clock-1.0	\sim	⑦ Divider	15		
16 bit Divider 1	peri_0_group_1_div_16_1			⑦ Frequency	🖰 13.07 MHz ± 1%	Select connectior	peripheral (SAR ADC0)
🗌 16 bit Divider 2	peri_0_group_1_div_16_2			③ Start on Reset			
				? Peripherals	e 12-bit SAR ADC 0	clock_sar (ADC) [USED]	
			,			_	
				You can see output clo	ck after divider setting		



> Use case

- Input clocks
 - ECO: 16.0000 MHz
- System clocks
 - PLL400M1: Input ECO, Output 200 MHz
- High-frequency clocks
 - CLK_HF2: Input PLL400M1 (CLK_PATH2), Output 200 MHz (Divide by 1)
- Output (Peripheral Clock Group 1)
 - 16 bit Divider 0: Output 40 MHz (Divide CLK_HF2 by 5)
- See the CAN_FD application for operation



> Input clocks

~	Input	Select ECO	p v	~
	EXTCLK	srss_0_clock_0_ext_0		
	✓ ILO0	srss_0_clock_0_ilo_0	ILO-3.0	\sim
	🗹 ILO1	srss_0_clock_0_ilo_1	ILO-3.0	\sim
	IMO	srss_0_clock_0_imo_0	IMO-3.0	\sim
	🖂 🚺 wco	srss_0_clock_0_wco_0	WCO-3.0	~

ECO - Parameters	ā ×
Enter filter text	// C 🖻
Name V Overview	Value Confirm Input Clock is 16.000 MHz
Configuration Help	Open ECO Documentation
✓ General	
? Frequency (MHz)	16.0000
Accuracy (±ppm)	0
? Accuracy (±%)	<u>0</u>
⑦ Drive Level (uW)	100
? Equivalent Series Resistance ESR (ohm)	50
Crystal Shunt Capacitance C0 (pF)	0
Parallel Load Capacitance Cload (pF)	18
✓ Connections	
? Input	P21[2] analog (CYBSP_ECO_IN) [USED]
Output	P21[3] analog (CYBSP_ECO_OUT) [USED]



> System clocks (PATH_MUX1, PLL400M1)

✓ FLL+PLL			
FLL	srss_0_clock_0_fll_0	FLL-4.0	\sim
PATH_MUX0	srss_0_clock_0_pathmux_0	PATH_MUX-3.0	\sim
PATH_MUX1	srss_0_clock_0_pathmux_1	PATH_MUX-3.0	~
PATH_MUX2	s 0_clock_0_pathmux_2	PATH_MUX-3.0	~
PATH_MUX3	Select PATH	/ILIX2 0	\sim
PATH_MUX4	for PLL#0 input	t 0	\sim
PATH_MUX5	s		\sim
PATH_MUX6	srss_0_clock_0_pathmux_6	PATH_MUX-3.0	~
PLL0	srss_0_clock_0_pll_0	PLL-3.0	~
PLL1	srss_0_clock_0 pll 1	PLL-3.0	~
PLL400M0	srss_0_clock_0 Select F	PLL400M1	
PLL400M1	sts_0_clock_0_pll400m_1	PLL400-1.0	\sim



PLL400M1 - Parameters		Ð×
Enter filter text	í.	5 🖻 🕀
Name	Value	
 Overview 		
Configuration Help	Open PLL Cot 200 ML/7	
✓ General		
Source Frequency	16 MHz	
② Low Frequency Mode	alse false	
? Configuration	Automatic	~
⑦ Desired Frequency (MHz)	200.000	
⑦ Optimization	🗂 Min Power	
? Feedback (16-200)	25	
? Reference (1-16)	<u>1</u>	
⑦ Output (2-16)	<u>2</u>	
? Fraction divider (0-16777215)	<u>0</u>	
? Fraction Dither	false	
? Fraction Enable	🗂 true	
Actual Frequency	200 MHz	



> High-frequency clocks (CLK_HF2) and Peripheral group 1 Output

\sim	High Frequency		_	
	CLK_FAST0	srss_0_clock_0_fastclk_0	CLK_FAST-2.0	\sim
	CLK_FAST1 CLK_HF0 CLK_HF1	srss_0_clock_0_fastclk_1	CLK_FAST-2.0	\sim
		srss_0_clock_0_hfclk_0	CLK_HF-3.0	\sim
		srss_0 Select CLK_H	F2 ^{HF-3.0}	\sim
	CLK_HF2	srss_0_clock_0_hfclk_2	CLK_HF-3.0	\sim
	CLK_HF3	srss_0_clock_0_hfclk_3	CLK_HF-3.0	\sim
	 ✓ CLK_HF4 ✓ CLK_HF5 ✓ CLK_HF6 	srss_0_clock_0_hfclk_4	CLK_HF-3.0	\sim
		srss_0_clock_0_hfclk_5	CLK_HF-3.0	\sim
		srss_0_clock_0_hfclk_6	CLK_HF-3.0	\sim
	CLK_HF7	srss_0_clock_0_hfclk_7	CLK_HF-3.0	\sim
		1		





> Output (Peripheral Clock Group 1)

Resource	Name(s)	Personality
 Peri Clock Group 0 		
> 8 bit		
> 16 bit		
> 24.5 bit		
 Peri Clock Group 1 		
> 8 bit	Select 16 bit Divid	er 0
✓ 16 bit		
16 bit Divider 0	peri_0_group_1_div_16_0	Peripheral Clock-1.0 $$ $$ $$ $$ $$
🗌 16 bit Divider 1	peri_0_group_1_div_16_1	
16 bit Divider 2	peri_0_group_1_div_16_2]
□ 16 bit Dividor 2	nori O aroun 1 div 16 2	1





> Use case

- Input clocks
 - IMO: 8.0000 MHz
- System clocks
 - PLL400M1: Input IMO, Output 196 MHz
- High-frequency clocks
 - CLK_HF2: Input PLL400M1 (CLK_PATH2), Output 196 MHz (Divide by 1)
- Output
 - Peripheral group 1: Output 920.2 kHz (Divide CLK_HF2 by 213)
- See the SCB_UART_Transmit_and_Receive_using_DMA application for operation



> Input clocks

		L	
~	Input		
	ECO	srss_0_clock_0_eco_0	ECO-3.0 ~
	EXTCLK	srss_0_clock_0_ext_0	
	ILO0	srss_0_clock_0_ilo_0	ILO-3.0 V
	✓ IL01	Select IMO	\sim
	🔁 ІМО	srss_0_clock_0_imo_0	IMO-3.0 ~
	🖂 🚺 wco	srss_0_clock_0_wco_0	WCO-3.0 \sim

IMO - Parameters		8	×
Enter filter text		🖻 🗹	Ŧ
Name V Overview	Value	Confirm Input Clock is 8.000 MHz	
Configuration Help	Open SysClk	Documentation	
✓ General ⑦ Frequency	🖱 8 MHz ±	1%	



> System clocks (PATH_MUX2, PLL400M1)

FLL	+PLL		-
	🗹 FLL	srss_0_clock_0_fll_0	FLL-4.0
	PATH_MUX0	srss_0_clock_0_pathmux_0	PATH_MUX-3.0
	PATH_MUX1	srss_0_clock_0_pathmux_1	PATH_MUX-3.0
	PATH_MUX2	s_0_clock_0_pathmux_2	PATH_MUX-3.0
	PATH_MUX3		
	PATH_MUX4	for DLL #0 input	0/2
	PATH_MUX5		0
	PATH_MUX5 PATH_MUX6	srss_0_clock_0_pathmux_6	0 PATH_MUX-3.0
	PATH_MUX5 PATH_MUX6 PLL0	srss_0_clock_0_pathmux_6 srss_0_clock_0_pll_0	0 PATH_MUX-3.0 PLL-3.0
	 PATH_MUX5 PATH_MUX6 PLL0 PLL1 	srss_0_clock_0_pathmux_6 srss_0_clock_0_pll_0 srss_0_clock_0_pll_1	0 PATH_MUX-3.0 PLL-3.0 PLL-3.0
	 PATH_MUX5 PATH_MUX6 PLL0 PLL1 PLL400M0 	srss_0_clock_0_pathmux_6 srss_0_clock_0_pathmux_6 srss_0_clock_0_pil_0 srss_0_clock_0_pil_1 srss_0_clock_0_Select P	0 PATH_MUX-3.0 PLL-3.0 PLL-3.0 LL400M1
	 ➢ PATH_MUX5 ➢ PATH_MUX6 ✓ PLL0 ✓ PLL1 ✓ PLL400M0 ✓ PLL400M1 	srss_0_clock_0_pathmux_6 srss_0_clock_0_pil_0 srss_0_clock_0_pil_1 srss_0_clock_0_pil_1 srss_0_clock_0_pil400m_1	0 PATH_MUX-3.0 PLL-3.0 PLL-3.0 LL400M1 PLL400-1.0



PLL400M1 - Parameters & 🗗 🗙		
Enter filter text	alian 🛛 🖉 🖾	
Name	Value	
✓ Overview		
⑦ Configuration Help	Open PLL	
✓ General	Set 196 MHz	
Source Frequency	B MHz ± 170 S MHz ± 170 S	
② Low Frequency Mode	🗋 false	
⑦ Configuration	Automatic ~	
⑦ Desired Frequency (MHz)	196.000	
Optimization	Min Power	
? Feedback (16-200)	73	
? Reference (1-16)	<u>1</u>	
⑦ Output (2-16)	<u>3</u>	
? Fraction divider (0-16777215)	8388608	
? Fraction Dither	false	
? Fraction Enable	📋 true	
Actual Frequency	196 MHz ± 1%	

 \sim



> High-frequency clocks (CLK_HF2) and Peripheral group 1 Output

\sim	High Frequency			
	CLK_FAST0	srss_0_clock_0_fastclk_0	CLK_FAST-2.0	\sim
	CLK_FAST1	srss_0_clock_0_fastclk_1	CLK_FAST-2.0	~
	CLK_HF0	srss_0_clock_0_hfclk_0	CLK_HF-3.0	\sim
	CLK_HF1	srss_0 Select CLK_HF	2 HF-3.0	\sim
	CLK_HF2	srss_0_clock_0_hfclk_2	CLK_HF-3.0	\sim
	CLK_HF3	srss_0_clock_0_hfclk_3	CLK_HF-3.0	~
	CLK_HF4	srss_0_clock_0_hfclk_4	CLK_HF-3.0	\sim
	CLK_HF5	srss_0_clock_0_hfclk_5	CLK_HF-3.0	\sim
	CLK_HF6	srss_0_clock_0_hfclk_6	CLK_HF-3.0	\sim
		srss_0_clock_0_hfclk_7	CLK_HF-3.0	~





> Output (Peripheral Clock Group 1)

Resource	Name(s)	Personality
 Peri Clock Group 0 		
> 8 bit		
> 16 bit		
> 24.5 bit		
 Peri Clock Group 1 	Select 8 bit Divider 0	
✓ 8 bit		
☑ 8 bit Divider 0	peri_0_group_1_div_8_0	Peripheral Clock-1.0 $$ $$ $$ $$ $$
🗌 8 bit Divider 1	peri_0_group_1_div_8_1	



Datasheet

- > <u>CYT4BF datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family</u>
- Architecture Technical reference manual
- > TRAVEO™ T2G automotive body controller high family architecture technical reference manual
- **Registers Technical reference manual**
- > TRAVEO[™] T2G Automotive body controller high registers technical reference manual

PDL/HAL

- > PDL
- > <u>HAL</u>

Training

> TRAVEO™ T2G Training

Application note

→ Clock configuration setup for TRAVEO[™] T2G family MCUs in ModusToolbox[™] (Doc No. 002-35303)



Revision History

Revision	ECN	Submission Date	Description of Change
**	7845000	2022/12/07	Initial release
*A	7897805	2023/04/05	Updated to change IMO to ECO for CAN FD use case in "Setting example: CAN FD clock".



Important notice and warnings

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2023-04 Published by Infineon Technologies AG 81726 Munich, Germany

© 2023 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Go to: www.infineon.com/support

Document reference 002-36685 Rev. *A

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics

("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

WARNINGS

The data contained in this document is

exclusively intended for technically

trained staff. It is the responsibility of

customer's technical departments to

evaluate the suitability of the product for

the intended application and the

completeness of the product information

given in this document with respect to

For further information on the product,

conditions and prices please contact

your nearest Infineon Technologies

office (www.infineon.com).

terms

and

deliverv

such application.

technology,

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.