Customer training workshop: EVTGEN_trigger_ADC for KIT_T2G-B-H_EVK

TRAVEO[™] T2G CYT4BF series Microcontroller Training V1.0.0 2022-11



Please read the <u>Important notice and warnings</u> at the end of this document



- > This code example demonstrates how to use the TRAVEO[™] T2G MCU Event Generator (EVTGEN) resource to trigger ADC conversion in Active power mode. In this example, the Event Generator is configured to trigger an ADC conversion every second, and when the ADC conversion is complete, print out the ADC result via UART.
- > Device
 - The TRAVEO[™] T2G CYT4BFBCH device is used in this code example.
- Board
 - The TRAVEO[™] T2G KIT_T2G-B-H_EVK board is used for testing.

> Event Generator (EVTGEN) has the following features:

- CPU-free triggers for device functions
- Reduces CPU involvement in triggering device functions; reducing overall power consumption and CPU bandwidth
- 16 comparators for each DeepSleep and Active mode to generate interrupts and triggers
- 32-bit counter, one each for DeepSleep and Active mode for comparators
- Individual configurable thresholds for each comparator
- DeepSleep and Active mode clock sources for counters
- Jitter-free initiation of specific device functionality
- One DeepSleep and one Active mode interrupt for CPU
- Supported in Active, Sleep, LPActive, LPSleep, and DeepSleep power modes



- SAR ADC Core
 - -12-bit resolution with a maximum sample rate of 1 Msps
- 32 logical channels with the same capabilities
- Each logical channel can select input from
 - 32 analog input pins
 - -Diagnostic signals
 - -Analog input pins of other ADC units
 - -Support for external mux (three select bits)
 - -AMUXBUSA/B
- Scans triggered by timer, software, continuous, pins, or system triggers
 - Multiple ADC units can be triggered by the same trigger to ensure lock-step operation
 - -Triggers can be cleared by software
 - -Optional debug pause
- Double buffering of output data
- Programmable sample time for each channel



Introduction (contd.)

- Programmable post processing options for each channel
 - Sign/zero extension to 16-bit
 - -Left/right alignment
 - -Averaging: first order accumulate and dump, up to 256 samples
 - -Programmable right shift
 - -Range detection: below/above threshold, in/out-side range
 - Pulse detection: programmable positive and negative event counters
- Channels can be individual or grouped
 - Flexible grouping: from 32 groups with one channel to one group with 32 channels
- Group scans are dynamically scheduled by the hardware
 - Eight priorities, programmable per group
 - -Four preemption types: resume, restart, cancel, or finish
 - -Optional automatic idle power down



Introduction (contd.)

- Interrupt generation
 - -Group scan done
 - -Group scan done overflow detect
 - -Group scan canceled
 - -Per channel range detect
 - -Per channel pulse detect
 - -Per channel pulse/range overflow detect
- Output trigger generation per channel
 - Data ready/completion (each channel can trigger DW transfer)
 - -Range violation detected
- Digital and analog calibration available
- Programmable offset and gain calibration
 - Non-intrusive background recalibration
 - -Coherent calibration update



- Support for diagnostic measurements including broken wire detection. This includes:
 - ADC sampling capacitor preconditioning feature
 - -Selectable current source or sink on selected ADC input while sampling
 - -Support for LED diagnostics
- On-chip temperature sensor and power monitoring



- > This code example has been developed for the KIT-T2G-B-H-EVK board.
- > Connect your PC to the board using the provided USB cable through the KitProg3 USB connector.





Implementation

This code example demonstrates how to use the Event Generator in Active power mode. The counter clock of the Event Generator block is configured to 1 MHz, and the active compare value is configured to 1000000. When the active counter is greater than or equal to the active compare value, it will generate the active trigger event to trigger SAR ADC conversion and interrupt. In the Event Generator interrupt handler, it will update the active comparator value and generate events every second to trigger ADC conversions. When SAR ADC conversion is complete, print out the ADC result via UART.

Follow these steps to configure this code example:

- > STDOUT setting
- > ADC initialization
- > ADC interrupt configuration
- > Event Generator interrupt configuration
- > Event Generator initialization
- > Start Event Generator
- > Event Generator comparator structure initialization
- > Update active comparator value
- > Get ADC conversion result

STDOUT setting

- > Call the <u>cy retarget io init()</u> function to use UART as STDOUT.
 - Initializes P13.1 as UART TX, P13.0 as UART RX (these pins are connected to KitProg3 COM port)
 - The serial port parameters change to 8N1 and 115200 baud

ADC initialization

- > Call the <u>CY SAR2 Init()</u> function to initialize the ADC channel.
 - Initialize the ADC channel 0 to use pin P6.6 as input

ADC interrupt configuration

- > Call the Cy_SAR2_Channel_SetInterruptMask() function to configure the channel interrupt.
 - Specify CY SAR2 INT_GRP_DONE as an argument to generate an interrupt when the conversion is completed
- > Configure interrupt in the CY SysInt Init() function.
 - Set the interrupt source (ADC channel 0), interrupt priority (7), interrupt vector, and the ISR (adc_int_handler())
- Then, clear the IRQ request of the configured interrupt by NVIC_ClearPendingIRQ()¹, before enabling IRQ by NVIC_EnableIRQ()¹.

1: The CPU interrupt enable and NVIC operation instructions are provided by Cortex microcontroller software interface standard (CMSIS) with intrinsic functions.



Implementation (contd.)

Event Generator interrupt configuration

- > Configure interrupt in the <u>CY SysInt Init()</u> function.
 - Set the interrupt source (EVGEN0), interrupt priority (7), interrupt vector, and the ISR (evtgen_isr())
- > Call the Cy_EvtGen_ClearInterrupt() function.
 - Set the EVTGEN0 bit to 0 to clear the interrupt
- Then, clear the IRQ request of the configured interrupt by NVIC_ClearPendingIRQ()¹, before enabling IRQ by NVIC_EnableIRQ()¹.

Event Generator initialization

- > Call the <u>Cy_EvtGen_Init()</u> function to initialize the Event Generator.
 - Initializes Event Generator parameters (clock source frequency in Active/DeepSleep power mode, EVTGEN customized period, ratio control mode and specific dynamic mode)
 - See also cy stc evtgen config t for parameter details

¹: The CPU interrupt enable and NVIC operation instructions are provided by Cortex microcontroller software interface standard (CMSIS) with intrinsic functions.



Implementation (contd.)

Start Event Generator

- > Call the <u>Cy_EvtGen_Enable()</u> function to start the Event Generator.
 - Enable the Event Generator
- Call the <u>Cy_SysLib_DelayUs()</u> function to set the delay bit and wait for the counter to complete initialization.
 - Waiting for 625 µsec
- Call the <u>Cy_EvtGen_GetRatioStatus()</u> function check to determine if the ratio status is valid during hardware control ratio.
 - Get VALID bit of EVTGEN0_RATIO_CTL register
- > Call the Cy_EvtGen_GetCounterStatus() function to check if the Event Generator counter status is valid.
 - Get VALID bit of EVTGEN0_COUNTER_STATUS register



Event Generator comparator structure initialization

- > Call the <u>Cy EvtGen InitStruct()</u> function to initialize the Event Generator comparator structure.
 - Initializes the Event Generator parameters (functionality comparator structure, condition for start trigger/interrupt, making period of interrupts/triggers and the making period of interrupts during DeepSleep)
 - Refer to cy_stc_evtgen_struct_config_t for parameter details

Update active comparator value

- Check that the interrupt source is EVTGEN0 with the return value of the <u>Cy_EvtGen_GetStructInterrupt()</u> function.
 - Get interrupt flag of EVTGEN0
- > Call the <u>Cy_EvtGen_ClearStructInterrupt()</u> function to clear the interrupt factor.
 - Clear interrupt flag of EVTGEN0
- > Call the <u>Cy_EvtGen_UpdateActiveCompValue()</u> function to update the active comparator value.
 - Update active comparator to initial value (1000000 = 1sec); this can be modified to change the ADC conversion cycle

Get ADC conversion result

- > Call the Cy SAR2 Channel GetResult() function to get the ADC conversion result and status.
- > Call the <u>Cy SAR2 Channel ClearInterrupt()</u> function to clear the interrupt factor.
 - Clear interrupt flag of specified ADC channel (channel 0 of ADC0)

Implementation (contd.)



Configure Event Generator and ADC

- > You can change Event Generator and ADC configuration by Device Configurator.
 - 1. Open Device Configurator.
 - 2. Select "Peripherals" tab.
 - 3. Select "12-bit SAR ADC 0" from Programmable Analog under Analog.
 - 4. Select "EVTGEN 0" from System under Resource.

File Edit View Help				
CYT4BFBCHE				
Peripherals Pins Analog-Routing System	Peripheral-Clocks	DMA		
Enter filter text 🧷 🍸 🖻 🖽 🤸 🗎 🖺				
Resource	Name(s)	Personality		
Y Analog				
 Programmable Analog 				
12-bit SAR ADC 0	ADC	SAR2-1.0 🗸		
	pass_o_saradic_1_sar_o			
12-bit SAR ADC 2	pass_0_saradc_2_sar_0			
epassaref	pass_0_aref_0			
> Communication				
> Digital				
System				
EVTGEN 0	EVTGEN	EVTGEN-1.0 🗸		
Multi-Counter watchdog Timer (WCWDT) 0 srss_0_mcwdt_0				
Multi-Counter Watchdog Timer (MCWDT) 1	srss_0_mcwdt_1			
Multi-Counter Watchdog Timer (MCWDT) 2	srss_0_mcwdt_2			
Real Time Clock (RTC)	srss_0_rtc_0]		

BSP Configurators (APP_KIT_T2G-B-H_EVK)
 Device Configurator 4.0
 QSPI Configurator 4.0
 Smart I/O Configurator 4.0



Implementation (contd.)

Event Generator configuration





ADC general and clock setting in this example

ADC general configuration

Peripherals Pins Analog-Routing System	Peripheral-Clocks	Enter filter text		🖉 ೮ 🖻 🖽
Enter filter text	V B B 🖌 🗟 🖻	Name	Value	^
Resource V Analog	Name(s)	Overview Overview Overview Overview	Open SAR2 Documentation	_
Y Programmable Analog		✓ General		
12-bit SAR ADC 0	ADC	? Precondition Time	0	
12-bit SAR ADC 1	pass_0_saradc_1_sar_0	? Power Up Time	0	
12-bit SAR ADC 2	pass_0_saradc_2_sar_0	? Power Down If Idle		
epassaref	pass_0_aref_0	⑦ MSB Cycles	Use 1 clock cycles per conversion	
> Communication		? Half LSB		
> Digital		② Enable the SARMUX		
✓ System		⑦ Enable The SAR2 ADC		
CPU Subsystem (CPUSS)	cpuss_0	(?) Enable The SAR2 Block		
EVTGEN 0	EVTGEN	Number Of Channels	1	
Multi-Counter Watchdog Timer (MCWDT)	srss_0_mcwdt_0	✓ Connections		
Multi-Counter Watchdog Timer (MCWDT)	srss_0_mcwdt_1	(?) Clock	a 16 bit Divider 0 clk [USED]	
Multi-Counter Watchdog Timer (MCWDT)	2 srss_0_mcwdt_2	(?) Clock Frequency	13.066667 MHz	



ADC channel configuration





Compiling and programming

- 1. Connect to power and USB cable.
- Use Eclipse IDE for ModusToolbox[™] software for compiling and programming.
- 3. Compile
 - a) Select the target application project in the Project Explorer.
 - b) In the Quick Panel, scroll down and click
 "Build Application" in EVTGEN_trigger_ADC (APP_KIT-T2G-B-H-EVK).
- 4. Open a terminal program and select the KitProg3 COM port. Set the serial port parameters to 8N1 and 115200 baud.
- 5. Programming
 - a) Select the target application project in the Project Explorer.
 - b) In the Quick Panel, scroll down and click "EVTGEN_trigger_ADC Program (KitProg3_MiniProg4)" in Launches.



• EVTGEN_trigger_ADC (APP_KIT_T2G-B-H_EVK)

Build Application

☑ Quick Panel
 ∞ Variables ^A Expressions [●] Breakpoints
 ✓ Launches

* EVTGEN_trigger_ADC Debug (JLink)

- * EVTGEN_trigger_ADC Debug (KitProg3_MiniProg4)
- EVTGEN_trigger_ADC Program (JLink)
- EVTGEN_trigger_ADC Program (KitProg3_MiniProg4)
- ⁶ Generate Launches for EVTGEN_trigger_ADC



Run and test

- 1. After programming, the application starts automatically. Ensure that input voltages are provided at the analog input pin P6.6. This pin is connected to the potentiometer.
- 2. Rotate the potentiometer to change the ADC input voltage, and the result prints out every second in the terminal window.
- 3. Confirm that the input voltages are displayed on the UART terminal.





Datasheet

- > <u>CYT4BF datasheet 32-bit Arm[®] Cortex[®]-M7 microcontroller TRAVEO[™] T2G family</u>
- Architecture technical reference manual
- > TRAVEO™ T2G automotive body controller high family architecture technical reference manual

Registers technical reference manual

> TRAVEO™ T2G automotive body controller high registers technical reference manual

PDL/HAL

- > <u>PDL</u>
- > <u>HAL</u>

Training

→ TRAVEO™ T2G Training



Revision History

Revision	ECN	Submission Date	Description of Change
**	7840285	2022/11/24	Initial release.



Important notice and warnings

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-11 Published by Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Go to: www.infineon.com/support

Document reference 002-36103 Rev. **

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics

("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

WARNINGS

The data contained in this document is

exclusively intended for technically

trained staff. It is the responsibility of

customer's technical departments to

evaluate the suitability of the product for

the intended application and the

completeness of the product information

given in this document with respect to

For further information on the product,

conditions and prices please contact

your nearest Infineon Technologies

office (www.infineon.com).

terms

and

delivery

such application.

technology.

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.