Customer training workshop: Fault_Handling for KIT_T2G-B-H_EVK

TRAVEO™ T2G CYT4BF series Microcontroller Training
V1.0.0 2022-11

Please read the Important notice and warnings at the end of this document.
This example demonstrates the HardFault functionality of TRAVEO™ T2G. It creates two types of hard faults on CM7_0:
- UsageFault: Runs divide by zeros
- BusFault: Writes to read-only address

Device
- The TRAVEO™ T2G CYT4BFBCBCH device is used in this code example

Board
- The TRAVEO™ T2G KIT_T2G-B-H_EVK board is used for testing
Introduction

TRAVEO™ T2G Arm® Cortex® CPUs have the following features:

- Little-endian byte ordering for data, memory, and CPU registers
- Each Cortex®-M7 has a 16-KB instruction cache and a 16-KB data cache with ECC support
- Each Cortex®-M7 has 16-KB of instruction tightly coupled memory (ITCM) and 16-KB of data tightly coupled memory (DTCM) with ECC support. TRAVEO™ T2G can access ITCM and DTCM with read and write wait “0”.
- Cortex®-M7 has a floating-point unit (FPU) with single and double precision that supports single-cycle digital signal processing (DSP) instructions and a memory protection unit (MPU).
- Cortex®-M0+ has an MPU
- Cortex®-M7 supports a subset of the Thumb instruction set
- Cortex®-M0+ supports the Armv6-M Thumb instruction set
- Both CPUs have nested vectored interrupt controllers (NVIC) for rapid and deterministic interrupt response
- Both CPUs have extensive debug support
- Inter-processor communication (IPC) hardware
Introduction

TRAVELO™ T2G Arm® Cortex® CPUs have the following features:

- Each CPU supports interrupts and exceptions on cores
  - Interrupts refer to events generated by peripherals external to the CPU
  - Exceptions refer to events generated by the CPU
- Exception sources include Reset, Hard Fault, Non Maskable Interrupt (NMI), and so on.
  - See the Interrupts section of the [architecture technical reference manual](#) for more details
- Exceptions result in the current program flow being stopped and the exception handler being executed by the CPU. Upon completion of the exception handler, the CPU registers are restored to their original state using stack pop operations. Then, the CPU resumes the main code execution.
Hardware setup

› This code example has been developed for the KIT-T2G-B-H-EVK board
› Connect your PC to the board using the provided USB cable through the KitProg3 USB connector
Implementation

› This code example creates a BusFault or a UsageFault on CM7 according to the input from the terminal. External reset is required to restart.

Follow these steps to configure this code example:

› STDOUT setting
› System Handler Control and State Register (SHCSR) setting
› Get the command from the terminal
› Create BusFault or UsageFault
› HardFault handling
Implementation (contd.)

STDOUT setting
› Call the `cy_retarget_io_init()` function to use UART as STDOUT
   - Initialize P13.1 as UART TX and P13.0 as UART RX (these pins are connected to the KitProg3 COM port)
   - The serial port parameters change to 8N1 and 115200 baud

System Handler Control and State Register (SHCSR) setting
› Call the `configure_fault_register()` function to enable BusFault and UsageFault
   - BusFault is enabled if the BUSFAULTENA bit in SHCSR is set to “1”
   - UsageFault is enabled if the USGFAULTENA bit in SHCSR is set to “1”
   - The divide-by-zero UsageFault exception is enabled if the DIV_0_TRP bit in Configuration and Control Register (CCR) is set to “1”

Get the command from the terminal
› Use the `cyhal_uart_getc()` function to receive a character from the terminal
   - This is a blocking call, which waits till a character is received or till `UART_TIMEOUT_MS` has elapsed.
Implementation (contd.)

Create BusFault or UsageFault

› When command is “b” from the terminal, call the `force_bus_fault()` function to create BusFault.
  - The `force_bus_fault()` function writes data to a read-only address and creates a BusFault
› When command is “u” from the terminal, call the `force_usage_fault()` function to create UsageFault.
  - The `force_usage_fault()` function runs division by zeros and creates a UsageFault

HardFault handling

› If BusFault or UsageFault are created, call the `Cy_SysLib_ProcessingFault()` function.
  - This function is called from the HardFault handler function which is registered on the vector table
  - This function displays to terminal the Configurable Fault Status Register (CFSR), R0 to R3, R12, LR, PC, and PSR values.
› External reset is required to restart
Compiling and programming

1. Connect to power and USB cable
2. Use Eclipse IDE for ModusToolbox™ software for compiling and programming
3. Compile
   a) Select the target application project in the Project Explorer
   b) In the Quick Panel, scroll down, and click “Build Application” under Fault_Handling (APP KIT_T2G-B-H_EVK)
4. Open a terminal program and select the KitProg3 COM port. Set the serial port parameters to 8N1 and 115200 baud.
5. Programming
   a) Select the target application project in the Project Explorer
   b) In the Quick Panel, scroll down, and click “Fault Handling Program (KitProg3_MiniProg4)” under Launches.
Run and test

1. After programming, the application starts automatically. Confirm that the fault handling example title is displayed on the UART terminal as follows:

```
Press 'u' key to create Usage Fault
Press 'b' key to create Bus Fault
Press the Reset button to start over after triggering a fault
```

2. Press the "b" key to create a bus hard fault. The CM7 usage fault message appears as follows:

```
Press 'u' key to create Usage Fault
Press 'b' key to create Bus Fault
Press the Reset button to start over after triggering a fault
Force CM7 Usage Fault!
Usage Fault!
Fault address = 0x0200
r0 = 0x00494943
r1 = 0x00000000
r2 = 0x00000000
r3 = 0x00000000
r12 = 0x00000000
lr = 0x00000000
pc = 0x00000000
psr = 0x00000000
```

3. Press the **Reset** button to start over. The opening message appears in the terminal again.
Run and test

4. Press the **b** key to create bus hard fault. The CM7 bus fault message appears as follows:

```
Press 'u' key to create Usage Fault
Press 'b' key to create Bus Fault
Press the Reset button to start over after triggering a fault

Force CM7 Bus Fault!
Bus Fault!
Fault address = 0x04
r0 = 0x00000000
r1 = 0x00000000
r2 = 0x00000000
r3 = 0x00000000
r12 = 0x00000000
lr = 0x00000000
pc = 0x00000000
psr = 0x00000000
```

5. Press the **Reset** button to restart. The opening message appears in the terminal again.
References

Datasheet
› CYT4BF datasheet 32-bit Arm® Cortex®-M7 microcontroller TRAVEO™ T2G family

Architecture technical reference manual
› TRAVEO™ T2G automotive body controller high family architecture technical reference manual

Registers technical reference manual
› TRAVEO™ T2G automotive body controller high registers technical reference manual

PDL/HAL
› PDL
› HAL

Training
› TRAVEO™ T2G Training
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>ECN</th>
<th>Submission Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>**</td>
<td>7840180</td>
<td>2022/11/24</td>
<td>Initial release</td>
</tr>
</tbody>
</table>
Important notice and warnings

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-11-24
Published by
Infineon Technologies AG
81726 Munich, Germany

© 2022 Infineon Technologies AG.
All Rights Reserved.

Do you have a question about this document?
Go to:
www.infineon.com/support

Document reference
002-36074 Rev. **

IMPORTANT NOTICE
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer’s compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer’s products and any use of the product of Infineon Technologies in customer’s applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer’s technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS
Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.