TVS Diode
Transient Voltage Suppressor Diodes

ESD208-B1-02 Series
Ultra Low Clamping ESD / Transient Protection Diode

ESD208-B1-02EL
ESD208-B1-02ELS

Data Sheet
Revision 1.2, 2013-11-29
Final
Revision History
Revision 1.1, 2013-11-26

Page or Item | Subjects (major changes since previous revision)
--- | ---

Revision 1.2, 2013-11-29

5 | Update of Table 2-2)

Trademarks of Infineon Technologies AG

AURIX™, BlueMoon™, C166™, CanPAK™, CIPOS™, CIPURSE™, COMNEON™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OptiMOS™, ORIGA™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SMARTi™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™, X-GOLD™, X-PMU™, XMM™, XPOSYS™.

Other Trademarks


Last Trademarks Update 2010-10-26
1 Ultra Low Clamping ESD / Transient Protection Diode

1.1 Features

• ESD / transient protection of signal lines in low voltage applications according to:
  – IEC61000-4-2 (ESD): ±30 kV air discharge, ±25 kV contact discharge
  – IEC61000-4-4 (EFT): ±80 A / ±4 kV (5/50 ns)
  – IEC61000-4-5 (Surge): ±4 A (8/20 µs)
• Bi-directional, symmetrical working voltage up to $V_{RWM} = ±3.3\,\text{V}$
• Low capacitance: $C_L = 6\,\text{pF (typical)}$
• Very low clamping voltage due to extremely low dynamic resistance down to: $R_{DYN} = 0.2\,\Omega$ (typical)
• Pb-free (RoHS compliant) and halogen free package, very small form factor down to: 0.62 x 0.32 x 0.31 mm³

1.2 Application Examples

• Keypad, touchpad, buttons, convenience keys
• LCD displays, Camera, audio lines, mobile communication, Consumer products (E-Book, MP3, DVD, DSC...)
• Notebooks tablets and desktop computers and their peripherals

1.3 Product Description

![Pin Configuration and Schematic Diagram](PGTSLP-2_Dual_Diode_Serie_PinConf_and_SchematicDiag.vsd)

Table 1-1 Ordering Information

<table>
<thead>
<tr>
<th>Type</th>
<th>Package</th>
<th>Configuration</th>
<th>Marking code</th>
</tr>
</thead>
<tbody>
<tr>
<td>ESD208-B1-02EL</td>
<td>TSLP-2-19</td>
<td>1 line, bi-directional</td>
<td>C</td>
</tr>
<tr>
<td>ESD208-B1-02ELS</td>
<td>TSSLP-2-3</td>
<td>1 line, bi-directional</td>
<td>C</td>
</tr>
</tbody>
</table>
2 Characteristics

Table 2-1 Maximum Ratings at \( T_A = 25 \, ^\circ C \), unless otherwise specified \(^1\)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>ESD discharge (^2)</td>
<td>( V_{ESD} )</td>
<td>Min.</td>
<td>Typ.</td>
</tr>
<tr>
<td>air contact</td>
<td></td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Peak pulse current ((t_p = 8/20 , \mu s)) (^3)</td>
<td>( I_{PP} )</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Peak pulse power ((t_p = 8/20 , \mu s)) (^3)</td>
<td>( P_{PK} )</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Operating temperature range</td>
<td>( T_{OP} )</td>
<td>-55</td>
<td>–</td>
</tr>
<tr>
<td>Storage temperature</td>
<td>( T_{slg} )</td>
<td>-65</td>
<td>–</td>
</tr>
</tbody>
</table>

1) Device is electrically symmetrical
2) \( V_{ESD} \) according to IEC61000-4-2 \((R = 330 \, \Omega, \, C = 150 \, pF)\)
3) \( I_{PP} \) according to IEC61000-4-5 \((t_p = 8/20 \, \mu s)\)

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

2.1 Electrical Characteristics at \( T_A = 25 \, ^\circ C \), unless otherwise specified

![Figure 2-1 Definitions of electrical characteristics](image-url)
### Table 2-2  DC Characteristics at $T_A = 25 \, ^\circ\text{C}$, unless otherwise specified \(^1\)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reverse working voltage</td>
<td>$V_{\text{RWM}}$</td>
<td>–</td>
<td>–</td>
<td>3.3 V</td>
</tr>
<tr>
<td>Reverse current</td>
<td>$I_R$</td>
<td>–</td>
<td>&lt;10</td>
<td>50 nA</td>
</tr>
<tr>
<td>Trigger voltage</td>
<td>$V_{\text{t1}}$</td>
<td>3.65</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Holding voltage</td>
<td>$V_h$</td>
<td>3.65</td>
<td>4</td>
<td>–</td>
</tr>
</tbody>
</table>

\(^1\) Device is electrically symmetrical

### Table 2-3  AC Characteristics at $T_A = 25 \, ^\circ\text{C}$, unless otherwise specified

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line capacitance</td>
<td>$C_L$</td>
<td>–</td>
<td>6</td>
<td>9 pF</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6</td>
<td>9 pF</td>
</tr>
</tbody>
</table>

### Table 2-4  ESD and Surge Characteristics at $T_A = 25 \, ^\circ\text{C}$, unless otherwise specified \(^1\)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Values</th>
<th>Unit</th>
<th>Test Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clamping voltage(^2)</td>
<td>$V_{\text{CL}}$</td>
<td>–</td>
<td>8</td>
<td>9.5 V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>–</td>
<td>11</td>
<td>12.5 V</td>
</tr>
<tr>
<td>Clamping voltage(^3)</td>
<td></td>
<td>–</td>
<td>4.8</td>
<td>6.3 V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>–</td>
<td>5.8</td>
<td>7.3 V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>–</td>
<td>6.6</td>
<td>8.1 V</td>
</tr>
<tr>
<td>Dynamic resistance(^2)</td>
<td>$R_{\text{DYN}}$</td>
<td>–</td>
<td>0.20</td>
<td>0.25 $\Omega$</td>
</tr>
</tbody>
</table>

\(^1\) Device is electrically symmetrical

\(^2\) Please refer to Application Note AN210 \([1]\)TLP parameters: $Z_0 = 50 \, \Omega$, $t_p = 100 \, \text{ns}$, $t_s = 0.6 \, \text{ns}$, averaging window: $t_1 = 30 \, \text{ns}$ to $t_2 = 60 \, \text{ns}$, extraction of dynamic resistance using least squares fit of TLP characteristics between $I_{\text{TLP1}} = 10 \, \text{A}$ and $I_{\text{TLP2}} = 40 \, \text{A}$.

\(^3\) $I_{\text{PP}}$ according to IEC61000-4-5 ($t_p = 8/20 \, \mu\text{s}$)
3 Typical Characteristics at $T_A = 25 \, ^\circ\text{C}$, unless otherwise specified

Figure 3-1 Reverse current: $I_R = f(V_R)$

Figure 3-2 Reverse current: $I_R = f(T_A)$, $V_R = 3.3 \, \text{V}$
Typical Characteristics at $T_A = 25 \, ^\circ\text{C}$, unless otherwise specified

**Figure 3-3** Line capacitance: $C_L = f(V_R)$

**Figure 3-4** Peak pulse power: $P_{PK} = f(t_p)$
Clamping voltage (TLP): $I_{TLP} = f(V_{TLP})$ according ANSI/ESD STM5.5.1 - Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: $Z_0 = 50 \, \Omega$, $t_p = 100 \, \text{ns}$, $t_r = 0.6 \, \text{ns}$, $I_{TLP}$ and $V_{TLP}$ averaging window: $t_1 = 30 \, \text{ns}$ to $t_2 = 60 \, \text{ns}$, extraction of dynamic resistance using squares fit to TLP characteristics between $I_{TLP1} = 10 \, \text{A}$ and $I_{TLP2} = 40 \, \text{A}$. Please refer to Application Note AN210 [1]
Figure 3-6  Pulse current (IEC61000-4-5) versus clamping voltage: $I_{pp} = f(V_{CL})$

RDYN = 0.64 Ω

RDYN = 0.72 Ω
Typical Characteristics at $T_A = 25 \, ^\circ\mathrm{C}$, unless otherwise specified

Figure 3-7  IEC61000-4-2 : $V_{CL} = f(t)$, 8 kV positive pulse from pin 1 to pin 2

Figure 3-8  IEC61000-4-2 : $V_{CL} = f(t)$, 8 kV negative pulse from pin 1 to pin 2
Typical Characteristics at $T_A = 25$ °C, unless otherwise specified

Figure 3-9 IEC61000-4-2 : $V_{\text{CL}} = f(t)$, 15 kV positive pulse from pin 1 to pin 2

Figure 3-10 IEC61000-4-2 : $V_{\text{CL}} = f(t)$, 15 kV negative pulse from pin 1 to pin 2
4 Application Information

Figure 4-1  Insertion loss measured in 50 Ω environment

Figure 4-2  Insertion loss vs. frequency of ESD208-B1-02xx in a 50 Ω system
The protection diode should be placed very close to the location where the ESD or other transients can occur to keep loops and inductances as small as possible. Pin 2 (or pin 1) should be connected directly to a ground plane on the board.

Figure 4-3  Single line, bi-directional ESD / Transient protection
5  Package Information

5.1  TSLP-2-19

![TSLP-2-19: Package overview (dimension in mm)](image)

**Figure 5-1** TSLP-2-19: Package overview (dimension in mm)

![TSLP-2-19: Footprint (dimension in mm)](image)

**Figure 5-2** TSLP-2-19: Footprint (dimension in mm)

![TSLP-2-19: Tape information (dimension in mm)](image)

**Figure 5-3** TSLP-2-19: Tape information (dimension in mm)

![TSLP-2-19: Marking (example)](image)

**Figure 5-4** TSLP-2-19: Marking (example)
5.2 TSSLP-2-3

Figure 5-5 TSSLP-2-3: Package outline (dimension in mm)

Figure 5-6 TSSLP-2-3: Footprint (dimension in mm)

Figure 5-7 TSSLP-2-3: Tape information (dimension in mm)

Figure 5-8 TSSLP-2-3: Marking (example)
References

[1] Infineon AG - Application Note AN210: Effective ESD Protection design at System Level Using VF-TLP Characterization Methodology

[2] Infineon AG - Recommendations for PCB Assembly of Infineon TSLP and TSSLP Packages