

Device	SAF-C161JI-32RF, SAK-C161JI-32RF, SAF-C161JC-32RF, SAF-C161JC-32RF, SAF-C161CS-32RF, SAF-C161CS-32RF
Marking/Step	Step (E)ES-AB, AB
Package	P-TQFP-128-2

This Errata Sheet describes the deviations from the current user documentation.

The module oriented classification and numbering system uses an ascending sequence over several derivatives, including already solved deviations. So gaps inside this enumeration can occur.

Current Documentation

- C161CS/JC/JI-32R/-L Data Sheet, V3.0, Jan. 2001
- C161CS/JC/JI-32R/-L User's Manual, V3.0, Feb. 2001
- Instruction Set Manual: User's Manual, V2.0, Mar. 2001

Note: Devices marked with EES- or ES are engineering samples which may not be completely tested in all functional and electrical characteristics, therefore they should be used for evaluation only.

The specific test conditions for EES and ES are documented in a separate Status Sheet.

Contents

Section	Page
History List/Change Summary	2
Functional Problems	5
Deviations from Electrical- and Timing Specification	27
Application Hints	28
Documentation Update	33

1 History List/Change Summary

(from step AA, previous errata sheet: V1.1, step: AB)

Table 1 Functional Deviations

Functional Problem	Short Description	Fixed in step	Change
ADC.11	Modifications of ADM field while bit ADST = 0		
CAN.7	Unexpected Remote Frame Transmission		
CAN.9	Contents of Message Objects and Mask of Last Message Registers after Reset		new
SDLM.3	IFR type2 byte retransmission		
SDLM.4	Arbitration loss at byte boundary		
SDLM.5	Arbitration loss during IFR frames will automatically retransmit IFR data		
SDLM.6	ARL status flag is not cleared after a successful message transmission		
SDLM.7	Automatic IFR Transmission after losing Message Arbitration (3 byte Header)		
SDLM.8	Reading the Bus Side Buffer with FIFO Mode Enabled		
SDLM.9	IFRs cannot be used in 4x Mode		
SDLM.10	TxRQ set during Start of Frame		new
SDLM.11	Reset TxRQ - TxCPU		new
SDLM.12	Header interrupt blocks other SDLM interrupts		new
CAPCOM.4	SW Access to P1H Overwrites CAPCOM HW Settings		
RTC.6	RTC operation with Auxiliary Oscillator		
TCOMP.3	Pad Driver Temperature Compensation disabled		
BUS.19	Unlatched Chip Selects at Entry into Hold Mode		new
X9	Read Access to XPERs in Visible Mode		
X19	Write Access to ASC1 or IIC Module		new
CPU.21	BFLDL/BFLDH Instructions after Write Operation to internal IRAM		new
CPU.22	Z Flag after PUSH and PCALL		new
PLL.3.1	Increased PLL Jitter caused by external Access		updated

Table 1 Functional Deviations

Functional Problem	Short Description	Fixed in step	Change
PWRDN.1	Execution of PWRDN instruction while Pin $\overline{\text{NMI}}$ = high		
POWER.14	Wake Up from Sleep Mode not possible in PLL Mode		
POWER.15	Sleep Mode not possible in Prescaler Mode		
POWER.17	Sleep Mode with RTC on cannot be terminated		
POWER.19	SW- or WDT-Reset while SDD Mode is active	see RST.9	
RST.8	Clock failure detection during external Reset		
RST.9	Software/Watchdog/Short HW Reset during Slow Down operation with PLL off		
RST.17	Missing Clock at XTAL3 and SDD Mode		
RST.18	Undefined Clock Configuration after Power-On		new

Table 2 AC/DC Deviations

AC/DC Deviations	Short Description	Fixed in step	Change
DC.HYS.250	Input Hysteresis(Special Threshold) 250 mV		
DC.VILS.1	Input low voltage (Special Threshold) 1.7 V		

2 Functional Problems

ADC.11 Modifications of ADM field while bit ADST = 0

The A/D converter may unintentionally start one auto scan single conversion sequence when the following sequence of conditions is true:

1. the A/D converter has finished a fixed channel single conversion of an analog channel $n > 0$ (i.e. contents of `ADCON.ADCH = n` during this conversion)
2. the A/D converter is idle (i.e. `ADBSY = 0`)
3. then the conversion mode in the ADC Mode Selection field ADM is changed to Auto Scan Single (`ADM = 10b`) or Continuous (`ADM = 11b`) mode without setting bit `ADST = 1` with the same instruction

Under these conditions, the A/D converter will unintentionally start one auto scan single conversion sequence, beginning with channel $n-1$, down to channel number 0.

When no interrupt or PEC is servicing the A/D Conversion Complete Interrupt, interrupt request flag `ADCIR` will be set, and for $n > 1$ also the A/D Overrun Error interrupt request flag will be set, unless the wait for `ADDAT` read mode had been selected. When `ADCON.ADWR = 1` (wait for `ADDAT` read), the converter will wait after 2 conversions until `ADDAT` is read.

In case the channel number `ADCH` has been changed before or with the same instruction which selected the auto scan mode, this channel number has no effect on the unintended auto scan sequence (i.e. it is not used in this auto scan sequence).

Note:

When a conversion is already in progress, and then the configuration in register `ADCON` is changed,

- the new conversion mode in `ADM` is evaluated after the current conversion
- the new channel number in `ADCH` and new status of bit `ADST` are evaluated after the current conversion when a conversion in fixed channel conversion mode is in progress, and after the current conversion sequence (i.e. after conversion of channel 0) when a conversion in an auto scan mode is in progress.

In this case, it is a specified operational behaviour that channels $n-1 \dots 0$ are converted when `ADM` is changed to an auto scan mode while a fixed channel conversion of channel n is in progress (see e.g. C164CI User's Manual, V1.0, p.18-4)

Workaround:

When an auto scan conversion is to be performed, always start the A/D converter with the same instruction which sets the configuration in register `ADCON`.

CAN.7 Unexpected Remote Frame Transmission

Symptom:

The on-chip CAN module may send an unexpected remote frame with the identifier=0, when a pending transmit request of a message object is disabled by software.

Detailed Description:

There are three possibilities to disable a pending transmit request of a message object (n=1..14):

- Set CPUUPDn element
- Reset TXRQn element
- Reset MSGVALn element

Either of these actions will prevent further transmissions of message object n.

The symptom described above occurs when the CPU accesses CPUUPD, TXRQ or MSGVAL, while the pending transmit request of the corresponding message object is transferred to the CAN state machine (just before start of frame transmission). At this particular time the transmit request is transferred to the CAN state machine before the CPU prevents transmission. In this case the transmit request is still accepted from the CAN state machine. However the transfer of the identifier, the data length code and the data of the corresponding message object is prevented. Then the pre-charge values of the internal "hidden buffer" are transmitted instead, this causes to a remote frame transmission with identifier=0 (11 bit) and data length code=0.

This behaviour occurs only when the transmit request of message object n is pending and the transmit requests of other message objects are not active (single transmit request).

If this remote frame loses arbitration (to a data frame with identifier=0) or if it is disturbed by an error frame, it is not retransmitted.

Effects to other CAN nodes in the network:

The effect leads to delays of other pending messages in the CAN network due to the high priority of the Remote Frame. Furthermore the unexpected remote frame can trigger other data frames depending on the CAN node's configuration.

Workarounds:

- The behaviour can be avoided if a message object is not updated by software when a transmission of the corresponding message object is pending (TXRQ element is set) and the CAN module is active (INIT = 0). If a re-transmission of a message (e.g. after lost arbitration or after the occurrence of an error frame) needs to be cancelled, the TXRQ element should be cleared by software as soon as NEWDAT is reset from the CAN module.

- The nodes in the CAN system ignore the remote frame with the identifier=0 and no data frame is triggered by this remote frame.

CAN.9 Contents of Message Objects and Mask of Last Message Registers after Reset

After any reset, the contents of the CAN Message Objects and the Mask of Last Message Registers may be undefined instead of unaffected (reset value 'X' instead of 'U').

This problem depends on temperature and the length of the reset, and differs from device to device. The problem is more likely to occur at high temperature and for long hardware resets (> 100 ms).

Workaround:

Re-initialize the CAN module after each reset.

SDLM.3 IFR type2 byte retransmission

The SDLM has transmitted the IFR type2 byte successfully. After the reception of an IFR byte of another node, the SDLM will retransmit it's own IFR byte.

The behavior is taken into account if ARIFR bit (Automatic Retry of IFR) is set.

Workaround:

- The problem can be avoided if the SDLM IFR type2 byte value has the lowest priority (largest number) in the network. Note that this prohibits having more than one SDLM node on the bus.

SDLM.4 Arbitration loss at byte boundary

The SDLM transmits two passive bits when it loses arbitration at the last bit of a transmitted byte (any byte boundary). This leads to arbitration problems, if the application is not conform to class 2 specification.

Workaround:

none.

SDLM.5 Arbitration loss during IFR frames will automatically retransmit IFR data

The problem occurs when the SDLM loses arbitration during the transmission of its IFR data. The SDLM will retry the transmission of its IFR data regardless of the state of the GLOBCON.ARIFR (Automatic Retry of IFR) control bit.

Workaround:

This only concerns the transmission of type1 or type3 IFRs. During the transmission of type1 or type3 IFRs use the arbitration loss interrupt to clear the TXIFR flag, aborting IFR transmission.

SDLM.6 ARL status flag is not cleared after a successful message transmission

The TRANSSTAT.ARL flag is not cleared after the SDLM module has successfully transmitted a frame or IFR.

Workaround:

Software should clear the TRANSSTAT.ARL flag after every occurrence of an arbitration loss.

SDLM.7 Automatic IFR Transmission after losing Message Arbitration (3 byte Header)

While transmitting a 3 byte consolidated header message and the SDLM has lost arbitration to another node that is requesting a type2 IFR. The SDLM will not automatically send its IFR data.

Workaround:

Do not use automatic IFR transmission. The user should use the header interrupt to determine the type of IFR and control the IFR transmission.

SDLM.8 Reading the Bus Side Buffer with FIFO Mode Enabled

Read of byte 1 of the bus side receive buffer using a word access not possible if FIFO mode enabled. If the FIFO mode is enabled for the receive buffer (block mode or RXINCE='1') the second byte of the bus side receive buffer (address xx51 H) can't be read with a word access. The byte is always read as 00 H.

Workaround:

Use byte access to read address xx51 H.

SDLM.9 IFRs cannot be used in 4x Mode

IFRs are not possible in 4x diagnostic mode due to internal state machine constraints.

Workaround:

Do not use IFRs while in 4x Mode.

SDLM.10 TxRQ set during Start of Frame

In case a message is on the bus with Start of Frame and a Transmission Request is set for the SDLM module, than both messages get lost. This means, that the MSGREC interrupt is not generated.

Workaround:

Do not set TxRq in case in register BUSSTAT the bits IDLE and SOF are low (SOF has to be reset by software) or IDLE and RIP (in register BUFFSTAT the bit is reset by hardware) is low.

SDLM.11 Reset TxRQ - TxCPU

A software reset on TxRQ in register BUFFCON should reset the register TXCPU. This is the case, if blockmode (bit BMEN, register GLOBCON) is enabled.

Failure: In all other cases TxCPU is not reset, if TxRQ is reset by software.

Workaround:

Reset TXCPU by software.

SDLM.12 Header interrupt blocks other SDLM interrupts

The header interrupt keeps the interrupt line until an End Of Frame has been seen. After EOF and before the Interframe Separation Time, the SDLM interrupt node is released.

Workaround:

Inside the header Interrupt, the header interrupt itself has to be disabled. The easiest way, to reenale this interrupt is, to use the EOF-Interrupt.

CAPCOM.4 SW Access to P1H Overwrites CAPCOM HW Settings

HW settings on P1H.7...4 by CAPCOM compare output functions (CC24 ... CC27) can be overwritten by SW accesses to P1H.7...0 on the same port.

Read modify write operations like BSET, BFLDx, OR, ... read the input or output latches respectively, modify the affected bits and write back the result to the output latches of the whole port (P1H7...0).

In case a compare event has occurred after the read phase, but before the write-back phase of such an instruction, the output signal change of the compare event is lost or only a short pulse (≥ 1 TCL) may appear. The bit protection mechanism to avoid these effects is out of function on P1H.

Workaround:

- Avoid the combination of HW and SW write accesses to P1H. HW access only to CC24 ... CC27 or SW access only to P1H.7 ... 0 works properly.
- Use "interrupt only" compare modes (CCMODx = 100 or 110) and modify the port pin in the interrupt service routine by software to avoid the combination of HW and SW accesses.

RTC.6 RTC operation with Auxiliary Oscillator

When the auxiliary oscillator (XTAL3/4) is selected as the clock source for the RTC (bit RCS/SYSCON2.6 = 1), it is not possible to switch back the RTC to main oscillator.

Workaround:

Do not change the selection of the clock source for the RTC after 1st setting after power on reset.

BUS.19 Unlatched Chip Selects at Entry into Hold Mode

Unlike in standard (latched) configuration, the chip select lines in unlatched configuration (SYSCON.CSCFG = 1) are not driven high for 1 TCL after HLDA# is driven low, but start to float when HLDA# is driven low.

Workaround:

none

TCOMP.3 Pad Driver Temperature Compensation disabled

To avoid a malfunction and additional current consumption the on chip pad driver temperature compensation is disabled by default.

The description of temperature compensation has been removed from documentation.

X9 Read Access to XPERs in Visible Mode

The data of a read access to an XBUS-Peripheral (CAN) in Visible Mode (SYSCON.1 = 1) is not driven to the external bus. PORT0 is tristated during such read accesses.

Note that in Visible Mode PORT1 will drive the address for an access to an XBUS-Peripheral, even when only a multiplexed external bus is enabled.

X19 Write Access to ASC1 or IIC Module

When a **write** access to one of the registers of the **ASC1** module is directly followed by a **read** access to any register of the **ASC1 or IIC** module, incorrect data will be read.

When a **write** access to one of the registers of the **ASC1 or IIC** module is directly followed by a write access to any register of the **ASC1** module, incorrect data will be written (destination register of first write access may be overwritten with data of second write access, destination register of second write access may not be modified).

When a write access to one of the registers of the **IIC** module is directly followed by a **read** access to any register of the **ASC1** module, incorrect data will be read.

Workaround:

- for uninterruptible instruction sequences (e.g. during the initialization phase where interrupts are disabled) make sure that after a write access to the ASC1 or IIC module the following 3 instructions do not access the ASC1 or IIC module
- otherwise, insert an ATOMIC #4 instruction in front of any instruction which writes to the ASC1 or IIC module, and make sure that the following 3 instructions do not access the ASC1 or IIC module
- in case a PEC channel which writes to the ASC1 or IIC module is used, no other PEC transfers which read from or write to the ASC1 or IIC module must be used

CPU.21 BFLDL/BFLDH Instructions after Write Operation to internal IRAM

The result of a BFLDL/BFLDH (=BFLDx) instruction may be incorrect if the following conditions are true at the same time:

1. the previous 'instruction' is a PEC transfer which writes to IRAM, or any instruction with result write back to IRAM (addresses 0F200h..0FDFFh for 3 Kbyte module, 0F600h..0FDFFh for 2 Kbyte module, or 0FA00h..0FDFFh for 1 Kbyte module). For further restrictions on the destination address see case (a) or case (b) below.
2. the BFLDx instruction immediately follows the previous instruction or PEC transfer within the instruction pipeline ('back-to-back' execution), i.e. decode phase of BFLDx and execute phase of the previous instruction or PEC transfer coincide. This situation typically occurs during program execution from internal program memory (ROM/OTP/Flash), or when the instruction queue is full during program execution from external memory
3. the 3rd byte of BFLDx (= **#mask8** field of BFLDL or **#data8** field of BFLDH) and the destination address of the previous instruction or PEC transfer match in the following way:
 - a. value of #mask8 of BFLDL or #data8 of BFLDH = 0Fyh (y = 0..Fh),
and the previous instruction or PEC writes to (the low and/or high byte of) GPR Ry or the memory address of Ry (determined by the context pointer CP) via any addressing mode.
 - b. value of #mask8 of BFLDL or #data8 of BFLDH = 00h..0EFh,
and the lower byte v_L of the **contents v** of the IRAM location or (E)SFR or GPR which is read by BFLDx is $00h \leq v_L \leq 7Fh$
and the previous instruction or PEC transfer writes to the (low and/or high byte of) the specific bit-addressable IRAM location $0FD00h + 2 v_L$
 (i.e. the 8-bit offset address of the location in the bit-addressable IRAM area (0FD00h..0FDFFh) equals v_L)

When the problem occurs, the actual result (all 16 bits) of the BFLDx instruction is bitwise ORed with the (byte or word) result of the previous instruction or PEC transfer.

Notes:

Write operations in the sense of the problem description include implicit write accesses caused by

- auto-increment operations of the PEC source or destination pointers (which are located on 0FCE0h..0FCFEh in IRAM)
- post-increment/pre-decrement operations on GPRs (addressing modes with [R+] or [-R])
- write operations on the system stack (which is located in IRAM).

Functional Problems

In case **PEC write operations** to IRAM locations which match the above criteria (bit-addressable or active register bank area, PEC pointers not overlapping with register bank area) can be **excluded**, the problem will **not** occur when the instruction preceding BFLDx in the dynamic flow of the program is one of the following instructions (which do not write to IRAM):

- NOP
- ATOMIC, EXTx
- CALLA/CALLI/JBC/JNBS when branch condition = false
- JMPx, JB, JNB
- RETx (except RETP)
- CMP(B) (except addressing mode with [Rwi+]), BCMP
- MULx, DIVx
- IDLE, PWRDN, DISWDT, SRVWDT, EINIT, SRST

For implicit IRAM write operations caused by **auto-increment operations of the PEC source or destination pointers**, the problem can only occur if the value of #mask8 of BFLDL or #data8 of BFLDH = 0Fyh (**y** = 0..Fh), and the range which is covered by the context pointer CP (partially or completely) overlaps the PEC source and destination pointer area (0FCE0h..0FCFEh), and the address of the source or destination pointer which is auto-incremented after the PEC transfer is equal to the address of GPR Ry (included in case 3a).

For **system stack write operations**, the problem can only occur if the system stack is located in the bit-addressable portion of IRAM (0FD00h..0FDFFh), or if the system stack can overlap the register bank area (i.e. the register bank area is located below the system stack, and the distance between the contents of the context pointer CP and the stack pointer SP is $\leq 20h$).

Workaround 1:

When a critical instruction combination or PEC transfer to IRAM can occur, then substitute the BFLDx instruction by

- an equivalent sequence of single bit instructions. This sequence may be included in an uninteruptable ATOMIC or EXTEND sequence to ensure completion after a defined time.
- an equivalent byte- or word MOV or logical instruction.

Note that byte operations to SFRs always clear the non-addressed complementary byte.

Note that protected bits in SFRs are overwritten by MOV or logical instructions.

Workaround 2:

When a critical instruction combination occurs, and **PEC write operations** to IRAM locations which match the above criteria (bit-addressable or active register bank area) **can be excluded**, then rearrange the BFLDx instruction within the instruction environment such that a non-critical instruction sequence is generated.

Workaround 3:

When a critical instruction combination or PEC transfer to IRAM can occur, then

- replace the BFLDx instruction by the instruction sequence
 ATOMIC #1
 BFLDx

This means e.g. when BFLDx was a branch target before, ATOMIC # 1 is now the new branch target.

In case the BFLDx instruction is included at position **n** in an ATOMIC or EXTEND sequence with range operator **#m** ($n, m = 2..4, n \leq m$), then

- insert (repeat) the corresponding ATOMIC or EXTEND instruction at position **n** with range operator **#z** where $z = (m - n) + 1$

Table 3

Position of BFLDx within ATOMIC/EXT... sequence	Range of original ATOMIC/EXTEND statement			
	1	2	3	4
	no problem / no workaround	no problem / no workaround	no problem / no workaround	no problem / no workaround
	--	z = 1	z = 2	z = 3
	--	--	z = 1	z = 2
	--	--	--	z = 1

-- : case can not occur

Note on devices with power management and register RSTCON:

for unlock sequences, which are sequences of four instructions operating on ESFRs SYSCON1/2/3 and RSTCON and which are included in an EXTR #4 sequence, **this workaround must not be implemented when the 4th instruction is a BFLDx**

instruction, otherwise the unlock sequence will not work correctly (in fact unlock sequences don't require a workaround).

Tool Support:

The **Keil C166 Compiler V3.xx** generates BFLD instructions only in the following cases:

- when using the `_bfld_` intrinsic function.
- at the beginning of interrupt service routines, when using `#pragma disable`
- at the end of interrupt service routines, when using the chip bypass directive `FIX166`.

The C166 Compiler V4.xx uses the BFLD instruction to optimize bit-field struct accesses. Release C166 V4.10 offers a new directive called `FIXBFLD` that inserts an `ATOMIC #1` instruction before every BFLD instruction that is not enclosed in an `EXTR` sequence. Detailed information can be found in the `C166\HLP\RELEASE.TXT` of C166 Version 4.10.

The C166 Run-Time Library for C166 V3.xx and V4.xx uses BFLD instructions only in the `START167.A66` file. This part of the code should be not affected by the CPU.21 problem but should be checked by the software designer.

The RTX166 Full Real-Time Operating system (any version) does not use BFLD instructions.

For RTX166 Tiny, you should rebuild the RTX166 Tiny library with the `SET FIXBFLD = 1` directive. This directive is enabled in the assembler source file `RTX166T.A66`. After change of this setting rebuild the RTX166 Tiny library that you are using in your application.

The **Tasking** support organization provides a v7.0r1 A166 Assembler (build 177) including a check for problem CPU.21 with optional `pec/no_pec` feature. This assembler version can also be used to check code which was generated with previous versions of the Tasking tool chain. A v7.0r1 C166 Compiler (build 368) offering a workaround for problem CPU.21 is also available from Tasking.

The scan tool **aiScan21** analyzes files in hex format plus user-supplied additional information (locator map file, configuration file), checks whether they may be affected by problem CPU.21, and produces diagnostic information about potentially critical instruction sequences. This tool is included in AP1628 'Scanning for Problem CPU.21' on http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod_cat.jsp?oid=-8137

CPU.22 Z Flag after PUSH and PCALL

The status of the Z flag after PUSH and PCALL instructions may be incorrect.

Problem Description in Detail:

The Z flag in the PSW is erroneously set to '1' by PUSH reg or PCALL reg, rel instructions when all of the following conditions are true:

a) for **PUSH reg** instructions:

- the contents of the high byte of the GPR or SFR which is pushed is 00h, and
- the contents of the low byte of the GPR or SFR which is pushed is > 00h, and
- the contents of GPR Rx is odd, where x = 4 msbs of the 8-bit 'reg' address

Examples:

```
PUSH R1    ;(coding: F1 EC): incorrect setting of Z flag
           ; if contents of R15 is odd
PUSH DPP3  ;(coding: 03 EC): incorrect setting of Z flag
           ; if contents of R0 is odd
```

b) for **PCALL reg, rel** instructions:

- when the contents of the high byte of the GPR or SFR which is pushed is 00h, and
- when the contents of the low byte of the GPR or SFR which is pushed is odd

This may lead to wrong results of instructions following PUSH or PCALL if those instructions explicitly (e.g. BMOV .., Z; JB Z, ..; ..) or implicitly (e.g. JMP cc_Z, ..; JMP cc_NET, ..; ..) evaluate the status of the Z flag.

Note: Some instructions (e.g. CALL, ..) have no effect on the status flags, such that the status of the Z flag may be incorrect after a PUSH/PCALL instruction until an instruction that correctly updates the Z flag is executed.

Effect on Tools:

The **Tasking** compiler **V7.5r2** never generates a PCALL instruction, nor is it used in the libraries. The PUSH instruction is only used in the entry of an interrupt frame, and sometimes on exit of normal functions. The zero flag is not a parameter or return value, so this does not give any problems.

Functional Problems

Previous versions of Tasking tools: V3.x and higher are not affected, versions before 3.x are most likely not affected (no 100% guarantee).

The **Hightec** C166 tools (all versions) don't use the combination of PUSH/PCALL and the evaluation of the Z flag. Therefore, these tools not affected.

Other compilers under evaluation.

Workaround:

Do not evaluate the status of the Z flag generated by a PUSH or PCALL instruction. Instead, insert an instruction that correctly updates the PSW flags, e.g.

```
PUSH reg
CMP reg, #0 ; note: CMP additionally modifies the C and V flags,
              ; while PUSH or MOV leaves them unaffected
JMPR cc_Z, label_1 ; implicitly tests Z flag
```

or

```
PCALL reg, procedure_1
...
procedure_1:
MOV ONES, reg
JMPR cc_NET, label_1 ; implicitly tests flags Z and E
```

PLL.3.1 Increased PLL Jitter caused by external Access**Problem description:**

In systems where the PLL is used for generation of the CPU clock frequency, the PLL jitter can increase under certain circumstances and exceed the specified value.

The value of the additional jitter is not a fixed one but it depends on the kind of activity on the external bus or output pins. The additional jitter increases with the number of output/bus pins which are switched at the same time to a new voltage level because the problem is caused by noise on the on-chip power supply.

The capacitive load of the used pins has also an influence to the additional jitter. A high capacitive load can increase the additional jitter.

Effects to the system:

All PLL factors are affected (PLL factor 1,5 / 2 / 2,5 / 3 / 4 / 5). The PLL jitter increases when access to the external bus or output pins is performed. This phenomenon has no influence to direct drive- prescaler- and SDD mode.

The problem does not affect the functionality of the CPU and the on-chip peripherals.

The additional jitter has the maximum effect if only one TCL is considered (period jitter). This can have an influence to the bus timings with one TCL.

The additional jitter decreases with the number of consecutive TCLs (accumulated jitter). The accumulated jitter has an effect on timings with more than one TCL (certain bus timings, CAN bus timing, Serial interface).

New value of the additional jitter.


For an accumulated period of $N \cdot \text{TCL}$ the new maximum jitter $D_N[\text{ns}]$, which exceeds the specified value in the Data Sheet, is computed using the formula:

$$D_N[\text{ns}] = \pm[(50 / f_{\text{CPU}} + 164 / f_{\text{CPU}}^2 - 0.04) * (N / 2 - 1) + 1180 / f_{\text{CPU}}^2 + 0.2]$$

Were N = number of consecutive TCL, f_{CPU} = CPU frequency in MHz.

This approximated formula is valid for $1 \leq N \leq 12$ and $10 \text{ MHz} \leq f_{\text{CPU}} \leq 25 \text{ MHz}$.

For all accumulated periods longer than 12 TCL the $N=12$ value can be used; see figure below.



Workaround:

Functional Problems

In case that the additional jitter causes problems in the system which cannot be relaxed with software adapted timing parameters, then direct drive or prescaler mode can be used. If the maximum frequency of the on-chip oscillator (16 MHz) is not sufficient then an external clock generator can be used.

PWRDN.1 Execution of PWRDN Instruction while pin $\overline{\text{NMI}}$ = high

When instruction PWRDN is executed while pin $\overline{\text{NMI}}$ is at a high level, power down mode should not be entered, and the PWRDN instruction should be ignored. However, under the conditions described below, the PWRDN instruction may not be ignored, and no further instructions are fetched from external memory, i.e. the CPU is in a quasi-idle state. This problem will only occur in the following situations:

- a) the instructions following the PWRDN instruction are located in external memory, and a multiplexed bus configuration with memory tristate waitstate (bit MTTCx = 0) is used, or
- b) the instruction preceding the PWRDN instruction writes to external memory or an XPeripheral (CAN), and the instructions following the PWRDN instruction are located in external memory. In this case, the problem will occur for any bus configuration.

Note: The on-chip peripherals are still working correctly, in particular the Watchdog Timer will reset the device upon an overflow. Interrupts and PEC transfers, however, can not be processed. In case NMI is asserted low while the device is in this quasi-idle state, power down mode is entered.

Workaround:

Ensure that no instruction which writes to external memory or an XPeripheral precedes the PWRDN instruction, otherwise insert e.g. a NOP instruction in front of PWRDN. When a multiplexed bus with memory tristate waitstate is used, the PWRDN instruction should be executed out of internal RAM.

POWER.14 Wake Up from Sleep Mode not possible in PLL Mode

Sleep mode can not be terminated by external interrupt (NMI or fast external interrupts including alternate sources - see register EXISEL).

Workarounds:

- Avoid sleep mode with PLL mode (use deep idle instead: all peripherals off and slow down divider/32 and idle mode)
- Use HW reset instead of interrupt
- For devices with register RSTCON only: Switch to direct drive mode before selecting sleep mode.

POWER.15 Sleep Mode not possible in Prescaler Mode

In prescaler mode ($f_{CPU} = f_{OSC}/2$) instead of sleep the device enters an undefined state and no wake up is possible except HW reset.

Workaround:

- Avoid sleep mode with prescaler mode (use deep idle instead: all peripherals off and slow down divider/32 and idle mode)
- For devices with register RSTCON only: Switch to direct drive mode before selecting sleep mode (but take care on max. f_{CPU})

POWER.17 Sleep Mode with RTC on cannot be terminated

After the wake up signal from sleep mode is recognised, the device enables the clock system. However, the device does not wait for stable PLL clock but wakes up the CPU and peripherals before. Due to this the device remains in sleep mode but the flash module (with approximately 20 mA current consumption) is already enabled.

Workarounds:

- Switch to direct drive mode before entering sleep mode (bitfield CLKCFG = 011b in register RSTCON), see User's Manual, 22.5 System Configuration via Software.
- Select sleep mode with RTC off.

RST.8 Clock failure detection during external Reset

A missing clock at pin XTAL1 during an external reset cannot be recognized via bit PLLIR (PLL/OWD interrupt request flag) in register ISNC (Interrupt Subnode Control) because bit PLLIR is cleared during reset. When the clock at pin XTAL 1 is missing the internal CPU clock is the PLL base frequency (2...5 MHz).

Workaround:

- Clock options at PORT0 (POH.7 ... 5) are set to **Direct Drive or Prescaler mode**:

Use the Real Time Clock with main oscillator (default after Power-on reset) as input clock source. Check bit RTCIR (T14IR) of the Real Time Clock instead of bit PLLIR. If the RTC interrupt request does not occur in the expected time frame then the main oscillator does not oscillate.

Instead of an interrupt controlled verification of the RTC activity also polling of register T14 for at least 256 XTAL1 cycles can be used to check whether the main oscillator is running.

- Clock options at PORT0 (P0H.7 ... 5) are set to **PLL mode**:

Bit CLKLOCK in SYSCON2 can be tested instead of bit PLLIR. CLKLOCK = 0 while the PLL is unlocked. The workaround described in case (1) can also be used instead of the CLKLOCK bit.

RST.9 Software/Watchdog/Short HW Reset during Slow Down operation with PLL off

When a watchdog timer or software reset or short hardware reset occurs during slow down mode where the PLL has been switched off (CLKCON = 10 in register SYSCON.2):

While main oscillator is switched off (devices with Auxiliary Oscillator only: Bits RCS and SCS = 1 in register SYSCON2)	The internal reset condition is extended until the PLL is properly locked.
While main oscillator remains active (Bit RCS or SCS = 0 in register SYSCON2)	The internal reset condition is extended until the next long HW reset

After the reset, if the PLL has not locked, flag PLLIR in register ISNC is **not set, but** the device continues operation on the PLL base frequency (2 .. 5 MHz).

This problem only occurs when the PLL is used to generate the internal clock during normal operation, and it will not occur in direct drive or prescaler mode.

Workarounds:

- Do not switch off the main oscillator during slow down mode while PLL is switched off (select CLKCON = 01 in register SYSCON2 **and/or** main oscillator as clock source for RTC **and/or** main oscillator as clock source for SDD, i.e. set bits RCS = 0 **and/or** SCS = 0).
- Enable bi-directional reset mode (bit BDRSTEN = 1 in register SYSCON). The external reset circuit should prolong this reset until the PLL is locked again.

RST.17 Missing Clock at XTAL3 and SDD Mode

The bits SCS and RCS in register SYSCON2 are described as not affected by a reset - consequently they are undefined after power on.

To change the configuration of SCS and RCS in register SYSCON2 a clock pulse from XTAL3 is required.

Functional Problems

Under certain circumstances (e.g. after short voltage drops) in some of the devices the internal setting of SCS and RCS in register SYSCON2 can be changed.

After such an erroneous setting even SW access to these bits does not change the internal configuration as long as no clock is provided at XTAL3. This will cause the following problems:

- the CPU clock will be stopped when SDD mode is entered (internal setting of SCS = 1)
- the RTC will be stopped (internal setting of RCS = 1)

Workarounds:

- Using the auxiliary oscillator with an external quartz crystal.
- Connection between XTAL2 (output main osc.) and XTAL3 (input auxiliary osc.) is recommended to activate the auxiliary oscillator (in this case with an undefined frequency).
- Switch power off for a duration that V_{CC} and \overline{RSTIN} reaches nearly 0 V at the microcontroller. Now supply voltage has to be switched on again.

RST.18 Undefined Clock Configuration after Power-On**Problem Description**

During power-on or during a power off/on sequence it is possible that the internal clock configuration of the power management is not set to a defined state. An undefined state of the power management clock configuration can cause different kinds of malfunctions in the system. The below described malfunction does not always occur but can appear sporadically.

Conditions to get a defined Clock Configuration at Power-On

During power-on or during a power off/on sequence all of the following three conditions must be fulfilled to set the clock configuration in register SYSCON2 (CLKLOCK, SCS and RCS) to a defined state and the real time clock registers are cleared (power-on detection OK):

- Power off/on recovery time must be 4 seconds or longer.
- The input voltage V_{IN} at all pins has to be $V_{IN} \leq 0.3 \text{ V}$ for the duration of the power off/on recovery time.
- During power-on (rise time of V_{DD}) \overline{RSTIN} has to be active and is required at least until the clock at XTAL1 is stable. The input level of \overline{RSTIN} has to be $V_{\overline{RSTIN}} \leq 0.3 * V_{DD}$ for $0 \text{ V} \leq V_{DD} < 2.7 \text{ V}$ and $V_{\overline{RSTIN}} \leq 0.8 \text{ V}$ for $2.7 \text{ V} \leq V_{DD} \leq 4.5 \text{ V}$.

Defined state of the Power Management Clock Configuration after Power-On

After a power-on which fulfills the three mentioned conditions the bits CLKLOCK, SCS, RCS in register SYSCON2 and the RTC registers are set to the following values:

- If PLL mode is used (oscillator clock is multiplied by the configured PLL factor) then SYSCON2.15 (CLKLOCK) is set when the clock at XTAL1 is stable and the PLL is locked.
If direct drive or prescaler mode is used then SYSCON2.15 (CLKLOCK) is not set when the clock at XTAL1 is stable because the PLL stays unlocked.
- SYSCON2.7 (SCS) is cleared to select main oscillator for slow down divider clock source.
- SYSCON2.6 (RCS) is cleared to select main oscillator for real time clock source.
- The real time clock registers are cleared (T14, T14REL, RTCH RTCL).

Register bit SYSCON2.15 (CLKLOCK) is a combination of PLL lock and oscillator lock ($\text{CLKLOCK} = (\text{PLL lock}) * (\text{oscillator lock})$). The oscillator lock detect unit counts incoming periods at input XTAL1 and after 2048 pulses the internal oscillator lock signal is set.

Root cause of the Problem:

If the conditions to get a defined clock configuration at power-on are not fulfilled then it is possible that the internal power-on detection unit does not detect power-on. Whether power-on was detected or not can be checked with WDTCON.5. If power-on was detected then $\text{WDTCON.5} = 1$ else $\text{WDTCON.5} = 0$. The function of bit WDTCON.5 is implemented for evaluation purposes and is not guaranteed.

If power-on was not detected by the on-chip power-on detection unit then this can cause a malfunction of the internal oscillator lock detect unit. In that case the internal oscillator lock signal is not set after 2048 XTAL1 clock periods.

Effects on the system in case of an undefined Power Management Clock Configuration and possible Workarounds

Because of the high flexibility of the clock configuration during and after power-on, different cases of clock sources and clock paths have to be considered.

Case 1: Clock @ XTAL1, NO Clock @ XTAL3 and Power-on Detection OK

This is only an application hint for systems with no clock at XTAL3:

- When the system is running in direct drive or PLL clock mode and the software switches the clock path to slow down divider (SDD) mode, it is not allowed to switch the clock source from main oscillator to auxiliary oscillator. Because when bit RSTCON2.SCS is set to one while no clock is at XTAL3 the system stops.
- If bit RSTCON2.RCS is set to one then the RTC stops.

Case 2: Clock @ XTAL1, NO Clock @ XTAL3 and Power-on Detection FAIL

When the power-on detection fails during power-on because of not considering the necessary conditions, the register bits CLKLOCK, SCR, RCS and the RTC registers are undefined. Further the oscillator lock signal is not set.

For the modification of the internal clock multiplexer controlled via SCS or RCS in register SYSCON2 a clock pulse from XTAL3 is required. The register content SCS and RCS can be modified without a clock pulse from XTAL3 but this has no effect on the system because SCS and RCS are synchronized with XTAL3.

- When the system is running in direct drive or PLL clock mode, it is not allowed to switch the clock path to SDD mode via software because if SCS = 1 (modification via software has no effect on the clock multiplexer) then the system gets no clock and stops.
- When SYSCON2.RCS = 1 the RTC will stop (modification via software has no effect on the clock multiplexer).

Workarounds:

- Using the auxiliary oscillator with an external crystal.
Despite this workaround the case 3 "Clock @ XTAL1, Clock @ XTAL3 and Power-on Detection FAIL" has to be considered too.
- Connection between XTAL2 (output main osc.) and XTAL3 (input auxiliary osc.) is recommended to activate the auxiliary oscillator (in this case with an undefined frequency).
Despite this workaround the case 3 "Clock @ XTAL1, Clock @ XTAL3 and Power-on Detection FAIL" has to be considered too.
- Consider the conditions to get a defined clock configuration at power-on

Case 3: Clock @ XTAL1, Clock @ XTAL3 and Power-on Detection FAIL

When the power-on detection fails during power-on because of not considering the necessary conditions, the register bits CLKLOCK, SCR, RCS and the RTC registers are undefined. Further the oscillator lock signal is not set.

When the system is running in direct drive or PLL clock mode, it is possible to switch the clock path to SDD mode via software. But it is NOT possible to switch back to the clock path of direct drive or PLL clock mode (basic clock) because the switch back mechanism will wait for the oscillator lock signal.

Workarounds:

- Consider the conditions to get a defined clock configuration at power-on
- In systems where direct drive or prescaler mode is used it is possible to set the SDD factor one or two and to stay in SDD mode.

Case 4: NO Clock @ XTAL1 and Power-on Detection FAIL

If the system gets no clock at XTAL1 during power-on and the power-on detection fails then the following settings can be found:

- The real time clock registers are not cleared (T14, T14REL, RTCH, RTCL).
- Bit RCS in register SYSCON2 is not cleared (main or auxiliary oscillator can be selected as real time clock source). If main oscillator is selected, RTC stops.
- Bit SCS in register SYSCON2 is not cleared (main or auxiliary oscillator can be selected as slow down divider clock source). If main oscillator is selected, the slow down divider stops - see SDD selection below.
- The slow down divider (SDD) can be selected as f_{CPU} clock source (no oscillator watchdog function possible - the oscillator selected in SCS has to be active otherwise the device will stop).

Workaround:

Consider the conditions to get a defined clock configuration at power-on.




Figure 1 C16x Clock Configuration

Deviations from Electrical- and Timing Specification
3 Deviations from Electrical- and Timing Specification

Problem Short Name	Parameter	Symbol	Limit Values		Unit	Test Condition
			min.	max.		
DC.HYS.250	Input Hysteresis (Special Threshold)	HYS	250 instead of 300	–	mV	–
DC.VILS.1	Input low voltage (Special Threshold)	V _{ILS}	-0.5	1.7 instead of 2.0	V	–

Note: Pin **READY** has an internal pull-up (all C16x derivatives). This will be documented in the next revision of the Data Sheet.

Note: Timing t_{28} : Parameter description and test changed from 'Address hold after $\overline{RD}/\overline{WR}$ ' to 'Address hold after \overline{WR} '. It is guaranteed by design that read data are internally latched by the controller before the address changes.

Note: During reset and adapt mode (in external bus mode - pin $\overline{EA} = \text{LOW}$), the **internal pull-ups on P6.[4:0]** are active, independent whether the respective pins are used for \overline{CS} function after reset or not.

4 Application Hints

Handling of the SSC Busy Flag (SSCBSY)

In master mode of the High-Speed Synchronous Serial Interface (SSC), when register SSCTB has been written, flag SSCBSY is set to '1' when the baud rate generator generates the next internal clock pulse. The maximum delay between the time SSCTB has been written and flag SSCBSY=1 is up to 1/2 bit time. SSCBSY is cleared 1/2 bit time after the last latching edge.

When polling flag SSCBSY after SSCTB has been written, SSCBSY may not yet be set to '1' when it is tested for the first time (in particular at lower baud rates). Therefore, e.g. the following alternative methods are recommended:

- test flag SSCRIR (receive interrupt request) instead of SSCBSY (in case the receive interrupt request is not serviced by CPU interrupt or PEC), e.g.

```
loop:   BCLR SSCRIR                ;clear receive interrupt request flag
        MOV SSCTB, #xyz          ;send character
wait_tx_complete:
        JNB SSCRIR, wait_tx_complete ;test SSCRIR
        JB SSCBSY, wait_tx_complete ;test SSCBSY to achieve original
                                       ;timing (SSCRIR may be set 1/2 bit
                                       ;time before SSCBSY is cleared)
```

- use a software semaphore bit which is set when SSCTB is written and is cleared in the SSC receive interrupt routine

Note on Interrupt Register behaviour of the CAN module:

Due to the internal state machine of the CAN module, a specific delay has to be considered between resetting INTPND and reading the updated value of INTID. See Application Note AP2924xx "Interrupt Register behaviour of the CAN module in Siemens 16-bit Microcontrollers" on:

Infineon Microcontroller Products:

http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod_cat.jsp?oid=-8137

AP 2924 V01:

http://www.infineon.com/cmc_upload/migrated_files/document_files/Application_Notes/AP292401.pdf

Maximum IIC Bus Data Rate at low f_{CPU}

The IIC Bus module was designed for a high data rate (400 Kbit/s @ $f_{\text{CPU}} = 20$ MHz). All module internal clocks are derived from f_{CPU} . When a lower CPU frequency is used system limitations have to be considered like maximum data rate and clock symmetry.

More details are under evaluation.

Overload Protection Circuit for IIC Bus Pins P9.0 ... P9.4

Since these pins are used for alternate functions by the IIC Bus module, they have a different internal protection circuit than the other I/O pins in order to avoid interference with the IIC bus lines when the microcontroller is switched off. As a consequence, the input voltage on these pins must not exceed $V_{\text{dd}} + 0.5$ V, independent of any current limitation. When $V_{\text{in}} < V_{\text{ss}} - 0.5$ V, the overload current must be limited to 5 mA (Operating Conditions) or 10 mA, respectively (Absolute Maximum Ratings).

Bootstrap Loader: Baudrate Detection in Single Chip Boot Mode

In single chip boot mode (Pin $\overline{\text{EA}} = 1$) the bootstrap loader mode is detected during hardware reset when pin $\overline{\text{RD}}$ is tied to low.

In this mode $f_{\text{CPU}} = f_{\text{OSC}} / 2$ (default configuration) and can be controlled via register RSTCON. In case of a desired PLL mode (e.g. with a PLL factor of 5) f_{CPU} in bootstrap loader mode is 10 times slower than in normal running mode. So a communication with an external host starts with a baudrate related to $f_{\text{CPU}} = f_{\text{OSC}} / 2$. It is recommended to establish a 2nd level loader which adapts f_{CPU} and baudrate to a convenient transmission rate.

PLL holds Reset Mode while missing Clock

In case of a missing clock signal fed to input XTAL1 during reset) in PLL modes (reset configuration P0H.7-5 is set to $f_{\text{CPU}} = f_{\text{XTAL}} * x$; $x = 1.5, 2, 2.5, 3, 4$ or 5) the PLL circuit holds the device in reset mode instead of providing a PLL base frequency clock signal.

Main Oscillator Type_LP2: Negative Resistance and Start-up Reliability

Compared to other C16x microcontrollers the gain of the on-chip oscillator (Type_LP2) is slight different. It is recommended to check the negative resistance and the start-up reliability of the oscillator circuit in the original application. Please refer to the limits specified by the quartz crystal or ceramic resonator supplier.

See also Application Note AP2420 'Crystal Oscillator of the C500 and C166 Microcontroller Families' and Application Note AP2424 'Ceramic Resonator Oscillators of the C500 and C166 Microcontroller Families'.

http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod_cat.jsp?oid=-8137

Rf for Type_RTC2 Auxiliary Oscillator necessary

This auxiliary oscillator-inverter is also a Real Time Clock oscillator with a very low power consumption and it is optimized for a frequency range of 32 kHz \pm 50%. The feedback resistor Rf of the Type_RTC2 is not integrated on chip. Rf has to be connected externally between pin XTAL3 and XTAL4. The recommended values for Rf and the load capacitors are Rf = 6.8 MOhm, CX1 = CX2 = 2.7 pF. The value of Rf should not be smaller than Rf_min = 5 MOhm or start-up problems can occur. Note, that the value of Rf can be reduced by condensed humidity or dirt particles on the PCB .

How to check the Safety Factor is described in ApNote 2420xx:

Infineon Microcontroller Products:

http://www.infineon.com/cgi/ecrm.dll/ecrm/scripts/prod_cat.jsp?oid=-8137

AP 2420 V05:

http://www.infineon.com/cmc_upload/migrated_files/document_files/Application_Notes/ap242005.pdf

Maximum Oscillator Frequency = 16 MHz (Main: Type_LP2)

The main oscillator is optimized for oscillation with a crystal within a frequency range of 4...16 MHz. When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is guaranteed by design only (not 100% tested).

Oscillator Watchdog and Auxiliary Oscillator

If oscillator watchdog is enabled (SYSCON bit OWDDIS = 0) the oscillator frequency is compared with the PLL output frequency. In direct drive or prescaler mode (reset configuration on port 0) a missing oscillator clock leads to the OWD interrupt (SFR ISNC, bit PLLIR = 1) and the free running PLL is used as clock source until next hardware reset.

The main oscillator is automatically switched off in a configuration that uses the auxiliary oscillator only (e.g. SYSCON3 = 01C0h: Slow Down Mode, SDD clock source and RTC clock source is the auxiliary oscillator).

If the main oscillator is switched off and the oscillator watchdog (OWD) is enabled bit PLLIR (ISNC.2) will be set and PLL frequency used after switch back to basic clock.

Recommendation:

disable OWD (bit OWDDIS (SYSCON.4) = 1) before execution of EINIT.

Maintenance of ISNC register

The RTC and PLL interrupts share one interrupt node (XP3IC). If an interrupt request occurs the request bit in the Interrupt Subnode Control register has to be checked and cleared by software. To avoid a collision with the next hardware interrupt request of same source it is recommended to clear the request and the enable bit first and then to set the enable bit again.

Example for an XP3 interrupt service routine (for Tasking C compiler):

```
...
if (PLLIR)
{
    _bfld (ISNC, 0x000C, 0x0000); // clear PLLIE and PLLIR
    _putbit (1, ISNC, 3);         // set PLLIE
    ...                          // further actions concerning PLL/OWD
}
if (RTCIR)
{
    _bfld (ISNC, 0x0003, 0x0000); // clear RTCIE and RTCIR
    _putbit (1, ISNC, 1);         // set RTCIE
    ...                          // further actions concerning RTC
}
...
```

Example for an XP3 interrupt service routine (in assembly language):

```
...
EXTR    #1
JNB     PLLIR, no_pll_request
EXTR    #2                ; no further interruption of this
                        ; sequence possible
BFLDL   ISNC, #0Ch, #00h  ; clear PLLIE and PLLIR
BSET    PLLIE             ; set PLLIE
...                ; further actions concerning PLL/OWD
no_pll_request:
EXTR    #1
JNB     RTCIR, no_rtc_request
EXTR    #2 ; no further interruption of this sequence possible
BFLDL   ISNC, #03h, #00h  ; clear RTCIE and RTCIR
```

```
BSET    RTCIE                ; set RTCIE
...      ; further actions concerning RTC
no_rtc_request:
...
```

Oscillator Watchdog and Prescaler Mode

The OWD replaces the missing oscillator clock signal with the PLL clock (base frequency).

- In direct drive mode the PLL base frequency is used directly ($f_{\text{CPU}} = 2 \dots 5 \text{ MHz}$).
- In prescaler mode the PLL base frequency is divided by 2 ($f_{\text{CPU}} = 1 \dots 2.5 \text{ MHz}$).

Adapt Mode setting

Adapt Mode (all target device pins are in high impedant state) is not read in from port 0 (P0.0) while in single chip mode ($\overline{\text{EA}} = 1$).

Workaround:

- use no target device or a dummy device (package without silicon) for emulation **or**
- use the target device on the PCB **and**:
 - provide a possibility to set pins $\overline{\text{EA}}$ and P0.0 to "0" while booting (now the adapt mode is enabled) **and**
 - disconnect pin $\overline{\text{EA}}$ from the emulator probe **and**
 - set the emulator-probe-pin to "1" to configure the emulator in single chip mode.

5 Documentation Update

Currently no updates necessary.

Application Support Group, Munich