

Audo Future/Audo NG

32-Bit Single-Chip Microcontroller

32bit

Microcontrollers



Never stop thinking

Edition 2006-12

**Published by
Infineon Technologies AG
81726 München, Germany**

**© Infineon Technologies AG 2006.
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Audo Future/Audo NG

32-Bit Single-Chip Microcontroller

Microcontrollers



Never stop thinking

Audo Future/Audo NG Delta Specification

Revision History: V1.0 2006-12

Previous Version: V1.0 is the first released spec version

Page	Subjects (major changes since last revision)
------	--

several	see change bars
---------	-----------------

Trademarks

TriCore™ is a trademark of Infineon Technologies AG.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Table of Contents

This “Table of Contents” section refers to the page numbers of the Audo Future/Audo NG Delta Specification.

1	Introduction	1-1 [1]
2	System Units	2-1 [1]
2.1	Pinning	2-1 [1]
2.2	CPU	2-4 [1]
2.3	SCU	2-5 [1]
2.4	On-Chip System Buses and Bus Bridges	2-6 [1]
2.5	PMU	2-7 [1]
2.6	Data Access Overlay	2-8 [1]
2.7	BootROM	2-9 [1]
2.8	Memory Maps	2-9 [1]
2.9	GPIO Ports and Peripheral I/O	2-10 [1]
2.10	PCP	2-10 [1]
2.11	DMA	2-11 [1]
2.12	EBU	2-12 [1]
2.13	Interrupt System	2-13 [1]
2.14	System Timer	2-13 [1]
2.15	On-Chip Debug Support	2-14 [1]
3	Peripheral Units	3-1 [2]
3.1	ASC	3-1 [2]
3.2	SSC	3-1 [2]
3.3	MultiCAN	3-1 [2]
3.4	MSC	3-1 [2]
3.5	MLI	3-1 [2]
3.6	GPTA	3-2 [2]
3.7	ERAY	3-4 [2]
3.8	ADC	3-4 [2]
3.9	FADC	3-4 [2]

1 Introduction

The Delta Specification highlights the main functional differences or enhancements between Infineon Audio Future and Audio NG.

The reference documents for this document are:

- TC1797 Target Specification, V1.2, Dec. 2006
- TC1767 Target Specification, V1.2, Dec. 2006
- TC1796 System and Peripheral Units User's Manual (Vol.1 and 2), V1.0, June 2005
- TC1796 Documentation Addendum, V1.1, Sept. 2006
- TC1766 System and Peripheral Units User's Manual (Vol.1 and 2), V1.1, Aug.2005
- TC1766 Documentation Addendum, V1.1, Oct. 2006
- Errata Fix Matrix, TC1796_BE_TC1797_bugfix_V13_external.xls

2 System Units

This section highlights the main functional differences or enhancements for the system units between Infineon Audio Future and Audio NG.

2.1 Pinning

Figure 2-1 shows the differences of the pinning for TC1797/TC1796:

		Version 1.2										Topview																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
		P0.14	P0.5	P0.2	P0.1	P0.0	P3.14	P3.5	P3.1	P5.1	P4.2	P5.7	P5.12	P5.15	VDDDEL3	P9.0	P9.3	P9.9	ESR1	ESR0	N.C.	VDDP	VSS	P2.13	P2.9	P2.13	P2.15	P0.14	P0.5	P0.2	P0.1	P0.0	P3.14	P3.5	P3.1	P5.1	P4.2	P5.7	P5.12	P5.15	VDDDEL3	P9.0	P9.3	P9.9	ESR1	ESR0	N.C.	VDDP	VSS	P2.10	P2.7	P2.10	P2.14	P0.9	P0.6	P0.4	P0.3	P3.15	P3.6	P3.3	P3.0	P5.0	P5.3	P5.6	P5.13	P5.14	VDDDEL3	P8.1	P8.4	VDD	VSS	VDDP	VSS	P2.11	P2.8	P2.11	P2.12	P0.12	P0.10	P0.8	P0.7	P3.7	P3.10	P3.9	P3.4	P3.2	P5.4	P5.5	P5.4	P5.9	P5.10	P5.11	P9.6	P9.8	P9.11	N.C.	VDDP	VSS	P2.4	P2.3	P2.2	P0.15	P0.13	P0.11	VDDP	VSS	VDD	P3.8	P3.12	P3.13	P3.11	VDDP	VSS	VDD	VSS	P9.4	P9.5	P9.7	VDD	TCK	TDI	VDDOSC3	P6.12	P6.11	P6.6	P6.9	P6.8	P6.8	P6.5	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	P6.14	P6.10	P6.4	P6.8	P6.8	P6.8	P6.7	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	P6.15	P6.13	P6.7	P6.5	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	P8.1	P8.0	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	P8.4	P8.3	P8.2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P8.7	P8.5	P8.6	VDDP	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P1.15	P1.14	P1.13	P1.11	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P1.10	P1.9	P1.8	P1.5	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P1.3	P1.7	P1.6	P1.4	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P1.2	P1.1	P1.0	P1.12	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDP(40)	P7.1	P7.0	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P7.6	P7.5	P7.4	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN23	P7.7	P7.3	P7.2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN22	AN21	AN19	AN16	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN20	AN17	AN13	VDDM	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN18	AN14	AN10	VSSM	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN15	AN11	AN5	AN2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN12	AN9	AN3	AN7	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN8	AN4	AN32	AN38	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN6	AN1	AN34	AN40	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN0	AN33	AN36	AN1	VAREF0	AN28	AN90	VFAGND	VDDMF	P4.1	P4.3	P4.7	P4.13	P10.4	P10.0	VDDP	P16.3	P16.11	P15.0	N.C.	N.C.	P14.4	P14.13	P14.10	VSS	N.C.	AN37	AN39	AN43	VAGND0	AN29	AN31	VFAREF	VSSMF	P4.6	P4.9	P4.10	P4.14	P10.3	P10.1	VDDP	P15.12	P15.6	P15.9	P15.13	P15.4	P15.14	P16.15	N.C.	VSS								
A	N.C.	P2.9	P2.13	P2.15	P0.14	P0.5	P0.2	P0.1	P0.0	P3.14	P3.5	P3.1	P5.1	P4.2	P5.7	P5.12	P5.15	VDDDEL3	P9.0	P9.3	P9.9	ESR1	ESR0	N.C.	VDDP	VSS	P2.13	P2.9	P2.13	P2.15	P0.14	P0.5	P0.2	P0.1	P0.0	P3.14	P3.5	P3.1	P5.1	P4.2	P5.7	P5.12	P5.15	VDDDEL3	P9.0	P9.3	P9.9	ESR1	ESR0	N.C.	VDDP	VSS	P2.10	P2.7	P2.10	P2.14	P0.9	P0.6	P0.4	P0.3	P3.15	P3.6	P3.3	P3.0	P5.0	P5.3	P5.6	P5.13	P5.14	VDDDEL3	P8.1	P8.4	VDD	VSS	VDDP	VSS	VDD	VSS	P2.5	P2.8	P2.11	P2.12	P0.12	P0.10	P0.8	P0.7	P3.7	P3.10	P3.9	P3.4	P3.2	P5.4	P5.5	P5.4	P5.9	P5.10	P5.11	P9.6	P9.8	P9.11	N.C.	VDDP	VSS	VDD	VSS	P2.4	P2.3	P2.2	P0.15	P0.13	P0.11	VDDP	VSS	VDD	P3.8	P3.12	P3.13	P3.11	VDDP	VSS	VDD	VSS	VDD	P9.4	P9.5	P9.7	VDD	TCK	TDI	VDDOSC3	P6.12	P6.11	P6.6	P6.9	P6.8	P6.8	P6.5	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	P6.14	P6.10	P6.4	P6.8	P6.8	P6.8	P6.7	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	P6.15	P6.13	P6.7	P6.5	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	P8.1	P8.0	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	VDD	VSS	P8.4	P8.3	P8.2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P8.7	P8.5	P8.6	VDDP	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P1.15	P1.14	P1.13	P1.11	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P1.10	P1.9	P1.8	P1.5	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P1.3	P1.7	P1.6	P1.4	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P1.2	P1.1	P1.0	P1.12	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDP(40)	P7.1	P7.0	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P7.6	P7.5	P7.4	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN23	P7.7	P7.3	P7.2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN22	AN21	AN19	AN16	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN20	AN17	AN13	VDDM	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN18	AN14	AN10	VSSM	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN15	AN11	AN5 <td>AN2</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>AN12</td> <td>AN9</td> <td>AN3</td> <td>AN7</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>AN8</td> <td>AN4</td> <td>AN32</td> <td>AN38</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>AN6</td> <td>AN1</td> <td>AN34</td> <td>AN40</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>VSS</td> <td>AN0</td> <td>AN33</td> <td>AN36</td> <td>AN1</td> <td>VAREF0</td> <td>AN28</td> <td>AN90</td> <td>VFAGND</td> <td>VDDMF</td> <td>P4.1</td> <td>P4.3</td> <td>P4.7</td> <td>P4.13</td> <td>P10.4</td> <td>P10.0</td> <td>VDDP</td> <td>P16.3</td> <td>P16.11</td> <td>P15.0</td> <td>N.C.</td> <td>N.C.</td> <td>P14.4</td> <td>P14.13</td> <td>P14.10</td> <td>VSS</td> <td>N.C.</td> <td>AN37</td> <td>AN39</td> <td>AN43</td> <td>VAGND0</td> <td>AN29</td> <td>AN31</td> <td>VFAREF</td> <td>VSSMF</td> <td>P4.6</td> <td>P4.9</td> <td>P4.10</td> <td>P4.14</td> <td>P10.3</td> <td>P10.1</td> <td>VDDP</td> <td>P15.12</td> <td>P15.6</td> <td>P15.9</td> <td>P15.13</td> <td>P15.4</td> <td>P15.14</td> <td>P16.15</td> <td>N.C.</td> <td>VSS</td>	AN2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN12	AN9	AN3	AN7	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN8	AN4	AN32	AN38	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN6	AN1	AN34	AN40	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	AN0	AN33	AN36	AN1	VAREF0	AN28	AN90	VFAGND	VDDMF	P4.1	P4.3	P4.7	P4.13	P10.4	P10.0	VDDP	P16.3	P16.11	P15.0	N.C.	N.C.	P14.4	P14.13	P14.10	VSS	N.C.	AN37	AN39	AN43	VAGND0	AN29	AN31	VFAREF	VSSMF	P4.6	P4.9	P4.10	P4.14	P10.3	P10.1	VDDP	P15.12	P15.6	P15.9	P15.13	P15.4	P15.14	P16.15	N.C.	VSS

Legend:
 grey no change
 blue port-mapped
 orange changed or removed functions
 green additional functions

Figure 2-1 TC1797/TC1796 Pinning for P-BGA-416 Package

Figure 2-2 shows the differences of the pinning for TC1767/TC1766:




Figure 2-2 TC1767/TC1766 Pinning for PG-LQFP-176-x Package

2.2 CPU

The main differences of the CPU for Audo Future as compared to Audo NG are based on the following points:

- TriCore 1.3.1 is User mode backwards compatible to TC1.3. The cycle timing may change slightly due to microarchitectural performance improvements.
- Backwards-compatible from the Supervisor mode perspective, except for the FPU interrupt which turned into an CAE trap (trap vector table instead of interrupt vector table).
- Introduction of a 128-bit Data Line Buffer within LMB interface of DMI, increasing performance of accesses to cacheable addresses.
- Enhanced Data Cache manipulation support with the introduction of new DCACHE instructions CACHEI.W (Cache Index, Write Back) & CACHEI,WI (Cache Index, Write Back, Invalidate).
- Improved instruction fetch system with small dynamic branch predictor. The usage of old/new branch prediction behavior can be selected via a control register bit.
- Improved debug support including upgraded OCDS Level 3 trace port and performance counters. Dedicated performance counters capture CPU clocks, Instruction Count, Instruction Cache Hit/Miss and Data Cache Hit/Miss (clean or dirty).
- Increased flexibility in the system address map. PMI Scratchpad SRAM is relocated from C4000000_H to C0000000_H in order to support absolute addressing within the first 16 KByte.
- Improved Floating-Point Unit supporting flexible C compatible conversion functions and improved exception handling. The usage of old/new FPU behavior can be selected via control register bit.
- Faster Integer MAC/MUC execution unit (all instructions have single-cycle repeat rate and a latency of 2).
- Reduced TriCore Power Consumption.
- Introduction of Data Cache.
- Configurable size of Instruction Cache and Data Cache.
- Byte write support from LMB to SPRAM.
- Removed DMI data input register stage between LMB and DMI data input.

2.3 SCU

The main differences of the SCU for Audo Future as compared to Audo NG are based on the following points:

- The Clock Generation Unit consists of the oscillator circuit, PLL and an additional Clock Control Unit. It provides clocks which can be configured accordingly.
- 2 external clock output pins are available.
- Hardware support for GPTA counter to detect an up-and-stable crystal.
- Oscillator Run Detection includes an Oscillator Watchdog which monitors the input frequency where the expected input frequency is configurable.
- During PLL VCO Loss-of-Lock event, the oscillator can be configured to remain connected to the VCO.
- Two K-dividers are available, K1 is defined for Normal and Freerunning Mode and K2 for Prescaler Mode.
- New reset model for power-on reset, system reset, debug reset and application reset and EEC reset.
- Reset counters ensure a configurable minimum length of reset.
- Reset triggers lead to specific, configurable or no reset.
- Only 10 pins are needed for boot option control.
- ESR pins are introduced to trigger a reset, a trap (NMI), a reset output or as data pin.
- Die temperature sensor is independent from other internal resources (ADC) and no specific power supply is needed.
- Enhanced debug support for the Watchdog Timer.
- FPU interrupts are no longer processed in the SCU where they are shifted to CPS.
- Flexible interrupt and trap handling in the SCU.
- Pad Test Mode is replaced by boundary scan.
- Pad Driver Temperature Compensation Control is removed.
- EBU pull-up control is performed through the port control.

2.4 On-Chip System Buses and Bus Bridges

The main differences of the On-Chip System Buses and Bus Bridges for Audio Future as compared to Audio NG are based on the following points:

- The Audio Future is based on two on chip busses (LMB , SPB). The remote peripheral bus (RPB) is removed.
- The DMA is additionally connected to the LMB bus with a master interface.
- In TC1797, the Flexray module is additionally connected to the SPB with a slave interface.
- The OCDS module is connected to the DMA. The OCDS module has direct access to the LMB/SPB bus via the DMA-LMB and DMA-SPB master interface.
- DMA decides to forward transactions from DMA internal sources (Move Engine 0/1, MLI0/1 and Cerberus) to LMB/SPB by internal address decoding.
- The DMA controller can generate single data read and write transactions on the LMB bus. The DMA does not forward directly transactions from the FPI bus to the LMB bus or vice versa (no LMB<->FPI bridge functionality). Further DMA details and/or DMA changes compared to AudioNG can be found in the DMA chapter.
- The DMA module is now able to access the LMB / SPB bus with three priorities. Priority of DMA access is controlled by the OCDS (for DMA-OCDS accesses) and by the Move Engine Channels for DMA-Move Engine accesses.
- The LMB-to-FPI bridge (LFI) address translation table was adapted to the AudioFuture address space.
- A new SBCU_DBDAT register is introduced for enhanced OCDS Level 1.
- The table On Chip Bus Master TAG Assignments is adapted.

2.5 PMU

The main differences of the PMU for Audo Future as compared to Audo NG are based on the following points:

- With an additional 2 MByte Flash module in TC1797, concurrent write and read operations are supported with both Flash modules (2 x 2Mbyte).
- Sectorization is changed where each 512 KByte sectors (the 480 KByte sector in TC1766 inclusive) in PFlash is replaced by 2x256 KByte sectors. The 128 KByte sector for 8 logical sectors (only in TC1766) is replaced by 2x64 Kbyte sectors.
- Read protection can be excluded for Data Flash in Audo Future.
- Verify and operation error interrupt can be generated in Audo Future.
- Wait states for read access to PFlash and DFlash is supported up to fifteen clock cycles in Audo Future as compared to seven clock cycles in Audo NG.
- The FSI recovery is fully controlled by the FSI in Audo Future/TC1766 as compared to the control by PMU in TC1796.
- Dynamic power reduction where idle states can be used to disable the wordline drivers in PFlash.
- A wordline in PFlash can also be invalidated in addition to invalidation stamp of only DFlash.
- The Flash interrupt control register is located in the SCU for Audo Future as compared to the location in the DMA controller in Audo NG.
- If read protection is active in Audo Future, the user has to install the SPR/cache configuration after reset to lock the configuration (enable protection) to disable data read accesses to the instruction cache. If read protection is active in Audo NG, any data read access to the instruction cache is disabled after reset by the dedicated logic.
- If page buffer is not full, sequence error can be generated with Write Page command.
- Global sleep request from SCU is supported.
- PFlash instruction access (inclusive of non-cached mode) is four double-word bursts.
- For cached data read access to the Program Flash in Audo Future, the transfer of the aligned two double-word block starts with the critical(addressed) double-word compared to the lowest double-word of the TC1796.
- Direct Flash read access from Debug Interface is improved as there is no LFI bridge delay and same addressing as CPU side.
- OVRAM is parity-protected.
- In Emulation Device, base address of 256 Kbyte EMEM is identical to the 512 Kbyte base address.
- New OLDA function with virtual memory range in PMU for callibration data acquisition and for redirection to overlay memory. New OVRCON register in PMU.
- Overlay function control is located in DMI for Audo Future as compared to the control in PMU in Audo NG.

2.6 Data Access Overlay

The main differences of the Data Access Overlay for Audo Future as compared to Audo NG are based on the following points:

- All OVC register addresses are shifted into the CPU space.
- A virtual memory range provided in PMU can be additionally used for redirection to overlay memory.
- If the chip is an emulation device, the external memory can also be used as overlay memory.
- All configured overlay blocks can be enabled or disabled with one register access, a set of overlay blocks can be exchanged with another set of prepared blocks in one step.
- Programmable flush (invalidate) control for data cache in DMI is available in Audo Future.
- Overlay configured status bit can be set when overlay registers are configured by the Cerberus via JTAG interface. This bit can be used as handshake signal for Cerberus/CPU to start the prepared overlay blocks.
- New OCON register for control of overlay functions.
- Minimum overlay block size increased to 16 Bytes in Audo Future as compared to 2 in Audo NG. Additional block sizes in OVRAM of 1KByte and 2 KByte.
- Additional sizes of overlay blocks of 64 KByte and 128 KByte in EMEM.
- All EMEM block sizes are supported for external overlay memory.
- Flash size above 2 MByte is supported for overlay control.
- Support of different overlay memory selections for every enabled memory block in Emulation Device.

2.7 BootROM

The main differences of the BootROM content for Audo Future as compared to Audo NG regarding the device boot-operation (controlled by the Startup Software) from user point of view are based on the following points:

- The Startup mode selection is done by
 - Audo Future - between 2 (for Internal Start) and 8 (for External Start modes) P0 pins (out of P0[7:0])
 - Audo NG - HWCFG[3:0] + SWOPT[7:0] + $\overline{\text{BRKIN}}$ (a total of 12 pins)
- Bootstrap Loader via CAN pins can use either ASC or CAN protocol; the exact type of communication protocol is
 - Audo Future - automatically detected by the Startup Software
 - Audo NG - selected via configuration pins.

2.8 Memory Maps

The general target for the Audo Future devices is to keep the address map compatible with the Audo NG devices where ever possible. As a result, most of the start addresses of the SRAMs, Flash segments and the peripheral control register sets of TC1767 and TC1797 are identical to TC1766 and TC1796, respectively. The main differences of the memory map for Audo Future as compared to Audo NG are based on the following points:

- Address map is adapted to the peripheral set of the products (peripherals where added/removed, number of ports is adapted).
- Target was to keep the start address where possible of all common modules, SRAMs and Flash segments.
- Added PMI Byte Read/Write access.
- Added Double-Word support for PCP-CRAM and PCP-PRAM accesses where CPU has also 64 bit access to the PCP memories.
- Moved SCU address map inside Segment 15 as SCU requires 2x256Byte in Audo Future.
- Moved ADC and FADC address maps inside Segment 15 as these modules require more 256 byte slices in Audo Future.
- Adapted memory and flash sizes (SPRAM, LDRAM, CRAM, PRAM, PFlash, DFlash)
- OVRAM is moved from Segment 12 to Segment 8 and Segment 10.
- Emulation Device Memory was moved from xFF2-0000 -> xFF5FFF to xFF0-0000 -> xFF3-FFFF.
- An PMI memory mirror image was added (SPRAM + configurable ICACHE) to C000. Added map of the mirrored PMI memory image to segment E800.
- Removed Boot ROM Address Space in segment D as it is not necessary any more in Audo Future.
- Added Online Data Acquisition Address Space (OLDA) to segment 8 and A.
- MultiCAN module address space increased from 8KB -> 16KB.

System Units

- Changed the SPB view of segment C and D in a way that it is now fully transparent (write accesses to reserved addresses result in LMBBE, read to SPBBE & LMBBE)
- Added Overlay Control Module (OVC) with 256 byte to segment 15 as this functionality is moved now to DMI.

2.9 GPIO Ports and Peripheral I/O

The main differences of the GPIO ports and peripheral I/O for Audio Future as compared to Audio NG are based on the following points:

- The EBU signals are controlled in the ports. The hardware-controlled signals override the priority of the software-configured port pin direction (input or output) and signal source (EBU or Alternate Outputs).

2.10 PCP

The main differences of the PCP for Audio Future as compared to Audio NG are based on the following points:

- Enhanced PCP core to support higher clock frequencies.
- Multiple clock ratios PCP:FPI 1:1 and 2:1.
- Improvement of PCP Trace Interface to MCDS.

2.11 DMA

The main differences of the DMA for Audio Future as compared to Audio NG are based on the following points:

- A new mode for the shadow address register was introduced to support endless channel re-starts without CPU intervention. In this new mode, the shadow address register can be written directly and it is not re-set automatically when loaded into target or destination address register. The new Shadow Register Write Enable bit was added to the register DMA_ADRCR1/0x.
- The DMA channels are supporting now transactions with data moves > 32 KB (bit fields CHCR.TREL and CHSR.TCOUNT are extended to 10 bit).
- As a central module of the AudioFuture system on chip architecture, the DMA is now directly connected to the LMB with an own LMB master interface. The DMA master interface to the RPB was removed as the AudioFuture system architecture is based on a single LMB and single FPI (SPB) bus.
- The RPB BCU control registers were removed as there is no remote peripheral bus in AudioFuture.
- The Cerberus module is now connected to the DMA Peripheral Interface. This enables the Cerberus module to have direct access to the FPI and to the LMB bus via the DMA master interfaces either with the highest or with the lowest priority on LMB / FPI.
- 3-level programmable priority of the DMA Sub-Block at the on chip bus interfaces (2-level in AudioNG). The bit field DMAPRIO is expanded to 2 bits in the Channel Control register to support the three DMA on chip bus priorities. The new structure is on the one hand compatible to the AudioNG channel priorities on the SPB, on the other hand it allows to use DMA channels for low priority background tasks on LMB like memory scrubbing. Additionally the DMA On Chip Bus priorities and the DMA bus switch priorities are adapted.
- The System Interrupt Registers are removed from the DMA module (moved to CPU PMU and SCU).
- The DMA module has 8 Service Requests nodes. DMA interrupt outputs DMA SR[7:0] are connected to interrupt nodes. SR[15:8] are used as DMA channel request inputs (DMA_SRCn (n = 0-7)).
- Up to 16 selectable request inputs per DMA channel (up to 8 in Audio NG). To allow a more flexible usage of the Move Engine Channels, the number of channel request inputs was increased to 16 (DMA_CHRC0x/1x.PRSEL expanded from 3 bit to 4 bit, and the DMA request wiring matrix was re-defined).
- Adapted the DMA access protection assignment to the Audio Future address map. The address protection sub-ranges are mapped to OVRAM, LDRAM, SPRAM and PCP PRAM.
- In general the DMA control registers were adapted to the new structure in Audio Future (one FPI master interface and one LMB master interface instead of two FPI master interfaces).

2.12 EBU

The main differences of the EBU for Audo Future as compared to Audo NG are based on the following points:

- Registers remapped to simplify programming. A region can now be reconfigured with a single write.
- Each region can now have different settings for read and write accesses. This enables a region to be configured for synchronous, burst reads and asynchronous writes. This improves support for burst flash memories.
- Access latency when using the gated burst flash clocking mode has been reduced by two BFCLKO cycles.
- Prefetch buffer has been removed, along with byte addresses on the external bus (i.e. the previously implemented BUSCON.AALIGN bit is now permanently active) and big-endian support.¹⁾
- Access pipelining has been improved, allowing increased utilisation of the external bus.
- New feature, "chip select locking" added to simplify burst flash programming.
- Unused EBU pads are now available for use as GPIO.
- 1:3 clock mode for generating BFCLKO now results in a clock with a 50% duty cycle.
- EBU clock can now be disabled if the EBU is not required for a significant time period.
- Automatic wakeup when accessed
- Support for industrial memories updated. Improved support for SSRAM, PSRAM and NAND flash memory types.
- EBU supports 16-bit multiplexed mode now.

1) As BUSCON.AALIGN bit has been removed, due to compatibility mode after reset for PCB design, a ballout change have been implemented (A0 ← A22, A1 ← A23, A2 ← A0, A3 ← A1, ...) in order to support combi layouts for TC1796 and TC1797 derivatives in BGA416 package in combination with 32-bit external memory devices.

2.13 Interrupt System

The main differences of the interrupt system for Audo Future as compared to Audo NG are based on the following points:

- The System Interrupt Registers are moved from DMA module to CPU, PMU and SCU modules.

2.14 System Timer

The main differences of the system timer for Audo Future as compared to Audo NG are based on the following points:

- The STM registers can be excluded from application reset if configured.
- The 2 service request outputs are additionally connected to ADC and DMA modules and allow triggering requests in these modules.

2.15 On-Chip Debug Support

The main differences of the On-Chip Debug Support for Audo Future as compared to Audo NG are based on the following points:

- On-Chip Debug Support
 - Cerberus has direct access to the LMB bus. No address translation due to LFI, no SPB bus blocking.
 - Requesting all kinds of reset can now be done without usage of sideband pins.
 - Central Suspend Switch to suspend parts of the system (TriCore, PCP, Peripherals) instead of breaking them as reaction to a debug event.
 - Triggered Transfer of data in response to a debug event now if target is programmed to be a device interface simple variable tracing can be done.
 - In depth performance analysis and profiling support given by the Emulation Device through MCDS Event Counters driven by a variety of trigger signals (e.g. cache hit, wait state, interrupt accepted).
- Real Time Trace with ED only
 - OCDS Level 2 is not supported.
 - Additional Data Flow Trace on the LMB bus (only on FPI in the AudoNG devices).
 - Improved Instruction Trace for PCP and TC (“absolute mode”). PSW.PRS is traced separately.
 - Additional debug events based on comparators on all traced signals.
 - Accurate time stamping of all messages. Resolution is TriCore clock rate now up to 80 MHz, optionally half of it.
 - Programmable automatic suspend of the system when the trace buffer runs full for continuous trace.
- Calibration Support
 - Configuration change is triggered by a single SFR access to maintain consistency.
 - Invalidation of the Data Cache (maintaining write-back data) can be done concurrently with the same SFR.
 - A dedicated trigger SFR with 32 independent status bits is provided to centrally post requests from application code to the host computer.
 - The host is notified automatically when the trigger SFR is updated by the TriCore or PCP. No polling via a system bus is required.
- Tool Interfaces
 - Two-wire DAP protocol for long connections/noisy environments.
 - Three pin DAP configuration for high bandwidth applications.
 - USB currently not planned.
 - Bit clock up to 40 MHz for JTAG, up to 80 MHz for DAP (in 3-pin configuration).
 - BRKIN and BRKOUT pins can be mapped to unused JTAG pins if DAP is employed.
- FAR Support
 - Boundary Scan (IEEE 1149.1) via JTAG and DAP.
 - SSCM (Single Scan Chain Mode) for structural scan testing of the chip itself.

3 Peripheral Units

The Delta Specification highlights the main functional differences or enhancements for the peripheral units between Infineon Audio Future and Audio NG.

3.1 ASC

The main differences of the ASC for Audio Future as compared to Audio NG are based on the following points:

- The TBIR line is also connected to the DMA controller.

3.2 SSC

The main differences of the SSC for Audio Future as compared to Audio NG are based on the following points:

- SLSO output signals can be combined (AND-ed within the SSCs) with SLSO output signals from other SSC modules.
- FIFO mechanism is not supported.
- Two additional chip selects.

3.3 MultiCAN

The main differences of the MultiCAN for Audio Future as compared to Audio NG are based on the following points:

- TTCAN is not supported.
- Different address mapping is adapted.

3.4 MSC

The main differences of the MSC for Audio Future as compared to Audio NG are based on the following points:

- The four dedicated differential MSC outputs can be alternatively used as GPIO.

3.5 MLI

The main differences of the MLI for Audio Future as compared to Audio NG are based on the following points:

- A transmission delay can be added in the transmitter between the detection of the rising edge of the RREADY input signal and the next possible frame start.

3.6 GPTA

The main differences of the GPTA for Audio Future as compared to Audio NG are based on the following points:

- The flexibility to generate on-chip trigger and gating signals is increased. 16 such signals are provided where each of the signals may be mapped to any output signal of a Local or Global Timer Cell. Therefore, it is not limited to a single group of Global or Local Timer Cells (25% of the GTC or LTC). Limitation now is, not more than 4 different on-chip trigger and gating signals may be mapped to one group of LTC or GTC. Additional output multiplexer registers have to be configured to achieve the same functionality. Please refer to “Audio Future Target Specs : What is new?” for the principle of mapping former GPTAv4 signals to the new GPTAv5 signals.
- To improve the effective usage of the Local Timer Cells, a new cell bypassing “global bypass” is introduced. This bypassing enables more flexible cell allocation and also reduces the number of LTC required for coherent update. Details on the two different Local Timer Cell Bypass mechanism may be found in the section “Data Output Line Control”. This new features is upwards compatible to the GPTAv4.
- Due to the new bypassing mechanism, a new coherent update mechanism “Local Coherent update” is introduced. This new local coherent update or double action principle, is very useful to update single Local Timer Cells or a couple of Local Timer Cells within a Group sequentially (not simultaneously) without signal distortion (no other signal output beside the previously configured and the new configured). The new update principle allows to update a local timer cell within a group of local timer cells independent of other local timer cells and therefore also not synchronous/coherent to other local timer cells. This new mechanism upgrades the older mechanism of global coherent update. This older principle of global coherent is very useful to update a number of Local Timer Cells simultaneously. This new features is upwards compatible to the GPTAv4.
- In TC1767, four GPTA0/LTCA2 OUTs have been assigned to the new port P6 (LVDS Port) and four LTCA2 new inputs have been assigned to Port 6.
- In TC1767 BGA package, the GPTA0 and LTCA2 OUTs are additionally assigned to new ports. Sixteen new outputs on Port 7, fifteen new outputs on Port 8, and nine new outputs on Port 9.
- In TC1767, The GPTA0 and LTCA2 OUTs are additionally assigned to new ports. Fourteen new outputs on Port 3.
- In TC1767, an additional LTCA with 32 LTC has been integrated into the GPTAv5. The OUTs and INs have been assigned to the ports P0, P1, P2, P4, P5, and P6.
- In TC1797, the GPTA0/GPTA1 and LTCA2 OUTs are additionally assigned to new ports. Eight new outputs on Port 0, eight new outputs on Port 1, one new output on Port 2, two new outputs on Port 3, fourteen new outputs on Port 5, four new outputs on Port 14, sixteen new outputs on Port 13, and twelve new outputs on Port 14.

Peripheral Units

- In TC1797, the number of LTC cells within the LTCA have been reduced from 64 down to 32. The input multiplexer matrix and the output multiplexer matrix has been adapted respectively, so only 4 I/O Groups and 4 Output groups are implemented.
- Based on the family concept of the Audo Future, the GPTA to MSC Interconnection Assignment of MSC0 and MSC1 has been changed.
- To fix a design bug for TC1797 and TC1767, the input line IN1 of the GPTA1 now switches the common input of GPTA0/GPTA1/LTCA2 module for connecting to the output of a 4-to-1 multiplexer. This multiplexer is controlled by bit field SCU_SYSCON.GPTAIS and allows the GPTA0/GPTA1/LTCA2 input IN1 to be connected to one out of four port input lines.
- GPTA1 provided the clock base for LTCA2 within the GPTAv4. This disables a family concept of products only having a GPTA0 and an LTCA2 (e.g. TC1767). Therefore GPTA0 is now used as clock source for the LTCA2 and GPTA1 is used as clock source for LTCA3.
- The common IN0 of GPTA0/GPTA1/LTCA2 is multiplexed within the SCU to connect either to a port pin or the EXTCLK0.

3.7 ERAY

ERAY is introduced for TC1797:

- A new FlexRay Protocol controller with two channels has been integrated. New trigger connection to DMA has been assigned.
- Own dedicated PLL supplying the ERAY with 80MHz low-jitter clock.

3.8 ADC

The ADC module in Audio Future is new as compared the ADC in Audio NG. The main differences of the ADC for Audio Future as compared to Audio NG are based on the following points:

- 5V input range if supplied with 5V
- 16 input channels per ADC kernel (2 kernels in TC1767, 3 in TC1797)
- Request sources have been reworked (queue available)
- Easier DMA support (more interrupt events)
- 1 alternative reference per ADC kernel
- Improved external multiplexer control
- Internal clock system simplified
- Equidistant sampling by external timer (internal timer removed)
- Synchronization of ADC kernels reworked
- Access protection added
- All registers reworked

3.9 FADC

The main differences of the FADC for Audio Future as compared to Audio NG are based on the following points:

- Filter stages 2 and 3 are added
- Additional view for final result registers 1 and 3 to have same format as for stages 0 and 2

www.infineon.com

Published by Infineon Technologies AG