

Senior Staff Design Engineer

Job description

AMS Verification Engineer

• Candidate should have working experience with AMS Verification on multiple SOC's or sub-systems. One should have proficiency in AMS simulation environment using Cadence/Synopsys/Mentor tools. Knowledge of digital design techniques, Verilog HDL, and standard RTL coding styles, as well as analog circuit basics, with previous analog design experience a plus. Candidate should be familiar with the concepts of behavioral modeling - both digital (Verilog-D) and analog (Verilog-A or Verilog-AMS). Experience in SV and UVM testbench development/modifications from mixed signal perspective is a plus. Functional knowledge of analog and mixed signal building blocks, such as comparators, op-amps, switched cap circuits, various types of ADCs and DACs, current mirrors, charge pumps, and regulators is expected. Working knowledge of Perl / Skill/ Python/Tcl or other scripting relevant language is a plus. Candidate should have ability to lead a project team, and work collaboratively in a multi-site development environment.

Measurement Criteria:

- Behavioral modeling: Verilog, Wreal or SV-RNM -Full
- AMS Verification for SoC or IPs -Full
- Test plan preparation as per the dynamics of product specifications Full
- Dealing challenges with AMS methodologies of Cadence: irun/xrun or Synopsys: XA-VCS or Mentor Eldo ADMS -Partial
- Testcase Debug & proposing new scenarios Partial
- Handling project dynamics on scope, schedule and effort coming up with alternative verification plans, Mentoring Junior engineer.

At a glance

Location: Bangalore (India)

Job ID: **323747**

Start date: as soon as possible

Entry level: 5+ years

Type: Full time

Contract: Permanent

Apply to this position online by following the URL and entering the Job ID in our job search:

Job ID: 323747 www.infineon.com/jobs

Contact

Jyoti.Vimal@Infineon.com

Profile

- Experience in AMS flows in Cadence, worked on state of art tools and has rich debugging experience of various testbench architectures
- Masters in Electrical Engineering
- IE element methodology development



- Pre-silicon verification of PLL, USB, display ports
- MSV methodology support for power management, MCUs and IoT devices
- Perl scripting exposure
- Introspective, matured to the experience and understands the domain shift challenges and has learning ability

