QDR™

The QDR consortium defined QDR (Quadruple Data Rate) SRAM products are geared primarily to the networking and communication market. The QDR SRAMs are similar to NoBL SRAMs but with architectural enhancements such as double data rate I/Os, and dedicated read write ports. The QDR SRAMs are used in networking applications where reads and writes are balanced such as packet buffer, statistics counters, flow state, and scheduling. The QDR SRAMs have a maximum clock speed of 167MHz with a read latency of 1 cycle and are available in an industry standard 165 Ball BGA.

Chipset Partners