Dual QSPI Flash
Keep your code safe and critical system running
Infineon offers the industry’s highest performance, most secure, low-pin-count Serial NOR Flash Memory. Our broad portfolio makes it easy to find the ideal solution for your embedded system. The industry standard Quad SPI (Serial Peripheral Interface) interface is simple to use and is supported by virtually all modern chipsets.
NOR Flash is the ideal memory for code storage in embedded systems due to its fast random read performance. This performance also supports XIP (eXecute In Place) functionality which allows host controllers to execute code directly from the NOR Flash Memory without needing to first copy the code to a RAM. Higher levels of Serial NOR Memory performance have enabled XIP to be used on a wide variety of designs in many applications.
Infineon offers the widest range of AEC-Q100-qualified Serial NOR Flash Memory with support for temperatures up to +125°C. PPAP (Production Part Approval Process) support is available for automotive customers. Infineon complements all its products with world class quality and support.
MIRRORBIT™ is the world’s most advanced NOR Flash process technology and is optimal for high densities. MIRRORBIT™ stores two bits per cell which enables the highest density Serial NOR Flash Memory. Infineon is the only supplier that offers MIRRORBIT™ as well as a portfolio of industry standard Floating Gate based NOR Flash Memory.
Infineon works with chipset partners to qualify Infineon memories with partner SoCs. Chipset partners get early access to Infineon products and dedicated support to qualify our memories on their boards. These efforts result in pairing charts that map our Infineon memory products with chipset partner product portfolios. The table below contains links to the pairing charts. Select a memory from these pairing charts to shorten your design cycle.
Chipset pairing charts:
- Map Infineon memory products with our chipset partner portfolios
- Indicate for each SoC, the supported memory interfaces
- Highlight both recommended memories and qualified memories
- Indicate (when applicable) which software version has been qualified
Infineon IC qualification with an SoC is performed by our SoC partner via a reference design, evaluation board, bring-up board, demonstration board, validation board, or turnkey reference design.
Guidelines for how to use chipset pairing charts:
- Use them to select the best Infineon solution(s) for your chipset of choice
- Use them to fine-tune the selection of Infineon solutions (compliant memory interface, voltage, memory density, etc.)
Do you have a question about pairing Infineon memory with a particular chipset, whether or not referenced on our site? Do you have a more generic question about Infineon memory support with a given chipset partner? Please Get in Touch with us!
Chipset Partner/ Family |
Quad I/O Serial NOR Flash (Floating-Gate, MirrorBit, Semper) |
x8 Serial NOR Flash (HyperFlash, Semper HyperBus / Octa SPI, Dual Quad-SPI) and HyperRAM |
Parallel NOR Flash |
Synchronous SRAM |
Ambarella Inc. |
|
|
|
|
Aspeed Technology |
|
|
|
|
Faraday Technology Corporation |
|
|
|
|
HiSilicon Semiconductor Co., Ltd |
|
|
|
|
Infineon (MCU and SoC) |
|
|
|
|
Intel (FPGA) |
|
|
|
|
Maxlinear |
|
|
|
|
Marvell Technology Group |
|
|
|
|
Maxim Integrated, Inc. |
|
|
|
|
MediaTek, Inc. |
|
|
|
|
Mobileye |
|
|
|
|
Novatek |
|
|
|
|
NVIDIA Corporation |
|
|
|
|
NXP Semiconductors |
|
|
|
|
Qualcomm Incorporated |
|
|
|
|
Realtek Semiconductor Corp. |
|
|
|
|
Renesas Electronics Corporation |
|
|
|
|
|
|
|
|
|
STMicroelectronics |
|
|
|
|
SunPlus |
|
|
|
|
Telechips |
|
|
|
|
Texas Instruments Incorporated |
|
|
|
|
Toshiba Corporation |
|
|
|
|
|
|
|
|
|
Company |
Parallel NOR |
SPI NOR |
HyperFlash |
Semper |
Semper |
Semper |
|||
S29GL-S |
S29GL-T |
S25FL-S |
S25FS-S |
S25FL-L |
S26KL-S |
S25HL-T |
S28HL-T |
S26HL-T |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
|
Y |
|
Y |
Y |
Y |
|
Y |
Y |
Y |
|
|
|
Y |
Y |
Y |
|
|
|
|
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
|
|
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
|
Y |
Y |
Y |
|
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |
Y |