

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com





32-bit ARM® Cortex®-M3 FM3 Microcontroller

The CY9A130LB Series are highly integrated 32-bit microcontrollers that dedicated for embedded controllers with low-power consumption mode and competitive cost.

The CY9A130LB Series are based on the ARM® Cortex®-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (UART, CSIO, I²C).

The products which are described in this data sheet are placed into TYPE3 product categories in FM3 Family Peripheral Manual.

Features

32-bit ARM® Cortex®-M3 Core

■Processor version: r2p1

■Up to 20 MHz Operation Frequency

■ Integrated Nested Vectored Interrupt Controller (NVIC): 1 channel NMI (non-maskable interrupt) and 32 channels' peripheral interrupts and 8 priority levels

■24-bit System timer (Sys Tick): System timer for OS task management

On-chip Memories

[Flash memory]

■Up to 128 Kbytes

■Read cycle: 0 wait-cycle

■Security function for code protection

[SRAM]

This series contains 8 Kbyte on-chip SRAM that is connected to System bus of Cortex-M3 core.

■SRAM1: 8 Kbytes

Multi-function Serial Interface (Max 8 channels)

Operation mode is selectable from the followings for each channel.

- **■**UART
- **■**CSIO
- ■I²C

[UART]

- ■Full-duplex double buffer
- ■Selection with or without parity supported
- ■Built-in dedicated baud rate generator
- ■External clock available as a serial clock
- Various error detection functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- ■Full-duplex double buffer
- ■Built-in dedicated baud rate generator
- ■Overrun error detection function available

[I²C]

Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported

A/D Converter (Max 8 channels)

[12-bit A/D Converter]

- ■Successive Approximation type
- ■Conversion time: Min. 1.0 µs
- Priority conversion available (priority at 2 levels)
- ■Scanning conversion mode
- ■Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

Base Timer (Max 8 channels)

Operation mode is selectable from the followings for each channel

- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16-/32-bit reload timer
- ■16-/32-bit PWC timer



General Purpose I/O Port

This series can use its pins as general purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- ■Capable of pull-up control per pin
- ■Capable of reading pin level directly
- ■Built-in the port relocate function
- ■Up to 52 fast general purpose I/O Ports@64 pin Package
- ■Some pins are 5V tolerant I/O See List of Pin Functions and I/O Circuit Type to confirm the corresponding pins.

Multi-function Timer

The Multi-function timer is composed of the following blocks.

- ■16-bit free-run timer × 3 ch.
- ■Input capture × 4 ch.
- ■Output compare × 6 ch.
- ■A/D activation compare × 1 ch.
- ■Waveform generator × 3 ch.
- ■16-bit PPG timer × 3 ch.

The following function can be used to achieve the motor control.

- ■PWM signal output function
- ■DC chopper waveform output function
- ■Dead time function
- ■Input capture function
- ■A/D convertor activate function
- ■DTIF (Motor emergency stop) interrupt function

Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99.

- ■Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- ■Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- ■Leap year automatic count is available.

External Interrupt Controller Unit

- ■Up to 8 external interrupt input pins
- ■Include one non-maskable interrupt (NMI) input pin

Watchdog Timer (2 channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a Hardware watchdog and a Software watchdog.

Hardware watchdog timer is clocked by built-in Low-speed CR oscillator. Therefore, Hardware watchdog is active in any low power consumption mode except RTC and Stop and Deep Standby RTC and Deep Standby Stop modes.

Clock and Reset

[Clocks]

Five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL) that are dynamically selectable.

■ Main Clock: 4 MHz to 20 MHz

■Sub Clock: 32.768 kHz

■Built-in High-speed CR Clock: 4 MHz
■Built-in Low-speed CR Clock: 100 kHz

- Main PLL Clock

[Resets]

- ■Reset requests from INITX pin
- ■Power on reset
- ■Software reset
- ■Watchdog timers reset
- ■Low voltage detector reset
- ■Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- If external clock failure (clock stop) is detected, reset is asserted.
- ■If external frequency anomaly is detected, interrupt or reset is asserted.

Low Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC. When the voltage falls below the voltage has been set, Low Voltage Detector generates an interrupt or reset.

■LVD1: error reporting via interrupt

■LVD2: auto-reset operation



Low Power Consumption Mode

Six low power consumption modes supported.

- ■Sleep
- ■Timer
- **■**RTC
- ■Stop
- ■Deep Standby RTC
- ■Deep Standby Stop Back up register is 16 bytes.

Debug

Serial Wire JTAG Debug Port (SWJ-DP)

Power Supply

Wide range voltage: VCC = 1.8 V to 5.5 V



Contents

1. Product Lineup	
2. Packages	
3. Pin Assignment	8
4. I/O Circuit Type	23
5. Handling Precautions	28
5.1 Precautions for Product Design	28
5.2 Precautions for Package Mounting	29
5.3 Precautions for Use Environment	30
6. Handling Devices	31
7. Block Diagram	33
8. Memory Size	34
9. Memory Map	34
10. Pin Status in Each CPU State	37
11. Electrical Characteristics	43
11.1 Absolute Maximum Ratings	43
11.2 Recommended Operating Conditions	44
11.3 DC Characteristics	45
11.3.1 Current Rating	45
11.3.2 Pin Characteristics	48
11.4 AC Characteristics	49
11.4.1 Main Clock Input Characteristics	49
11.4.2 Sub Clock Input Characteristics	50
11.4.3 Built-in CR Oscillation Characteristics	50
11.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL)	51
11.4.5 Operating Conditions of Main PLL (In the case of using built-in High-speed CR clock for input clock of Main PLL)	
11.4.6 Reset Input Characteristics	52
11.4.7 Power-on Reset Timing	52
11.4.8 Base Timer Input Timing	53
11.4.9 CSIO/UART Timing	54
11.4.10 External Input Timing	62
11.4.11 I ² C Timing	63
11.4.12 JTAG Timing	64
11.5 12-bit A/D Converter	65
11.6 Low-Voltage Detection Characteristics	
11.6.1 Low-Voltage Detection Reset	
11.6.2 Interrupt of Low-voltage Detection	
11.7 Flash Memory Write/Erase Characteristics	
11.7.1 Write / Erase time	
11.7.2 Write cycles and data hold time	
11.8 Return Time from Low-Power Consumption Mode	
11.8.1 Return Factor: Interrupt/WKUP	
11.8.2 Return Factor: Reset	
12. Ordering Information	
13. Package Dimensions	
14. Major Changes	
Document History	80



Calaa Calutiana	and I agal Information	8	•
sales, solutions,	and Legal Information.		<u>، ر</u>



1. Product Lineup

Memory size

Product name		Product name CY9AF131KA/LA	
On-chip Flash		64 Kbytes	128 Kbytes
On-chip SRAM SRAM1		8 Kbytes	8 Kbytes

Function

Product name			CY9AF131KA	CY9AF131LA CY9AF132LA
Pin count			48	64
CPU			Cort	ex-M3
CPU	Freq.		20	MHz
Power supply voltage range			1.8 V	to 5.5 V
	rial Interface /CSIO/I ² C)		4 ch. (Max) (CSIO and I ² C is Max 3 ch.)	8 ch. (Max)
Base T (PWC/	imer Reload timer/PWN	M/PPG)	8 ch.	(Max)
	A/D activation compare	1 ch.		
	Input capture 4 ch.			
MF- Free-run timer		3 ch.		
Timer Output compare		6 ch.	1 unit (Max)	
	Waveform generator	3 ch.		
	PPG	3 ch.		
Real-tir	me clock		1 unit	
Watcho	dog timer	1 ch. (SW) + 1 ch. (HW)		+ 1 ch. (HW)
Externa	al Interrupts		6 pins (Max) + NMI × 1	8 pins (Max) + NMI × 1
genera	I purpose I/O ports	3	37 pins (Max)	52 pins (Max)
12-bit <i>A</i>	A/D converter		6 ch. (1 unit)	8 ch. (1 unit)
CSV (C	Clock Super Visor)		Y	'es
LVD (L	ow Voltage Detect	or)	2	ch.
Built-in	CB High-sp	eed	4 1	ИНz
Duill-in	Low-sp	eed	100) kHz
Debug	Function		SW	J-DP

Note:

See Electrical Characteristics (11.4) AC Characteristics (11.4.3) Built-in CR Oscillation Characteristics for accuracy of built-in CR.

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use
the port relocate function of the I/O port according to your function use.



2. Packages

Package	Product name	CY9AF131KA	CY9AF131LA CY9AF132LA
LQFP:	LQA048 (0.5mm pitch)	•	-
LQFP:	LQD064 (0.5mm pitch)	-	O

O: Supported


Note:

- See Package Dimensions for detailed information on each package.



3. Pin Assignment

LQA048




Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



LQD064



Note:

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



List of Pin Functions

List of pin numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Pin No			I/O circuit	Pin state	
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	type	type	
1	1	VCC	-		
		P50			
2	2	INT00 0	G	F	
		SIN3_1			
		P51			
0	3	INT01 0		_	
3	3	SOT3 1	G	F	
		(SDA3_1)			
		P52			
4	4	INT02_0	G	F	
- T	-	SCK3_1	0	'	
		(SCL3_1)			
		P30			
5	-	TIOB0_1	E	F	
		INT03_2			
		P31			
	-	TIOB1_1		F	
6		SCK6_1	E		
		(SCL6_1)			
		INT04_2			
		P32			
_		TIOB2_1		F	
7	-	SOT6_1	E		
		(SDA6_1)			
		INT05_2			
		P33			
		INT04_0		_	
8	-	TIOB3_1	E	F	
		SIN6_1			
		ADTG_6			
_		P39			
9	5	DTTIOX_0	E	Н	
		ADTG_2			
		P3A			
		RTO00_0			
10	6	(PPG00_0)	— Е	Н	
		TIOA0_1			
		RTCCO_2			
		SUBOUT_2			



Pin No Pin name I/O circuit type LQFP-64 QFN-64 LQFP-48 QFN-48 Pin name I/O circuit type 11 7 P3B RTO01_0 (PPG00_0) E 12 8 P3C RTO02_0 (PPG02_0) E 12 RTO02_1 (PPG02_0) E E 13 P3D RTO03_0 (PPG02_0) E TIOA3_1 P3E E	Pin state type H
11 7 RTO01_0 (PPG00_0) TIOA1_1 P3C RTO02_0 (PPG02_0) TIOA2_1 P3D RTO03_0 (PPG02_0) TIOA3_1 E E	Н
11	Н
TIOA1_1 P3C RT002_0 (PPG02_0) TIOA2_1 P3D RT003_0 (PPG02_0) TIOA3_1 E E	
12 8 RTO02_0 (PPG02_0) TIOA2_1 P3D RT003_0 (PPG02_0) TIOA3_1 E E	
12 8 (PPG02_0) TIOA2_1 P3D RT003_0 (PPG02_0) TIOA3_1 E E	
13 9 P3D RT003_0 (PPG02_0) E	Н
13 9 RTO03_0 (PPG02_0) E TIOA3_1	Н
13 9 (PPG02_0) TIOA3_1	Н
P3E	
14 10 RTO04_0 (PPG04_0) E	Н
TIOA4_1	
P3F	
15 RTO05_0 (PPG04_0) E	н
TIOA5_1	
16 12 VSS -	
17 13 C -	
18 14 VCC -	
19 15 P46 D	
19	M
00 P47	N
20 16 X1A D	N
21 17 INITX B	С
P49	
22 18 TIOB0_0 E	Н
P4A	
23 TIOB1_0 E	Н
P4R	
24 - TIOB2_0 E	Н



Pin No			I/O oirouit	Din etete
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	I/O circuit type	Pin state type
		P4C		н
25	_	TIOB3_0	Е	
		SCK7_1	-	
		(SCL7_1)		
		P4D		
26	-	TIOB4_0	E	Н
		SOT7_1 (SDA7_1)		
		P4E		
27		TIOB5_0		F
27	-	INT06_2	E	-
		SIN7_1		
00	00	PE0		Р
28	20	MD1	С	
29	21	MD0	Н	D
20	00	PE2		А
30	22	X0	A	
24	22	PE3		Б
31	23	X1	A	В
32	24	VSS	-	
33	-	VCC	-	
34	25	P10	F	1
34	25	AN00		J
		P11		L
		AN01		
		SIN1_1		
35	26	INT02_1	F	
		FRCK0_2		
		IC02_0		
		WKUP1		
		P12		
		AN02		
36	27	SOT1_1	F	J
		(SDA1_1)		
		IC00_2		
		P13		
		AN03		
		SCK1_1		
37	28	(SCL1_1)	F	J
		IC01_2		
		RTCCO_1		
		SUBOUT_1		



Р	in No		I/O circuit	D :
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	type	Pin state type
		P14		
38	29	AN04	F	К
30	29	INT03_1		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
		IC02_2		
		P15		
39	30	AN05	F	J
		IC03_2		
		P17		
		AN07		
40	-	SIN2_2	F F	K
		INT04_1		
41	31	AVCC	-	
42	32	AVRH	-	
43	33	AVSS	-	
		P18		
	-	AN08		J
44		SOT2_2 (SDA2_2)	F F	
	-	P19		Н
45		SCK2_2	E	
		(SCL2_2)		
		P23		н
40	24	SCK0_0		
46	34	(SCL0_0)	G	
		TIOA7_1		
		P22		
47	35	SOT0_0	G	н
		(SDA0_0)		
		TIOB7_1		
		P21		
48	36	SINO_0	G	G
		INT06_1		
		WKUP2		
49	37	P00	— Е	E
	-	TRSTX		
		P01		
50	38	TCK	E	E
		SWCLK		
51	39	P02	E	E
01	39	TDI	<u> </u>	



Pin No				
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	I/O circuit type	Pin state type
		P03		
52	40	TMS	E	E
		SWDIO		
		P04		
53	41	TDO	E	E
		SWO		
		P0A		
54	-	SIN4_0	E	F
		INT00_2		
		P0B		
		SOT4_0		
55	-	(SDA4_0)	E	Н
		TIOB6_1		
		P0C		
50		SCK4_0		
56	-	(SCL4_0)	E	H
		TIOA6_1		
	42	P0F		I
		NMIX		
		CROUT_1		
57		RTCCO_0	E	
		SUBOUT_0		
		WKUP0		
		P62		н
		SCK5_0		
58	-	(SCL5_0)	I	
		ADTG_3		
		P61		
		SOT5_0		
59	43	(SDA5_0)	1	Н
		TIOB2_2		
		DTTI0X_2		
		P60		
		SIN5_0		
		TIOA2_2		
60	44	INT15_1	I	G
		IC00_0		
		WKUP3		
61	45	P80	G	0
62	46	P81	G	0
63	47	P82	G	0
64	48	VSS	<u> </u>	10
U 4	40	voo	-	



List of pin functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Pin				n No
function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48
ADC	ADTG_2		9	5
	ADTG_3	A/D converter external trigger input pin	58	-
	ADTG_6		8	-
	AN00		34	25
	AN01		35	26
	AN02		36	27
	AN03	A/D converter analog input pin.	37	28
	AN04	ANxx describes ADC ch.xx.	38	29
	AN05		39	30
	AN07		40	-
	AN08		44	-
Base Timer	TIOA0 1	Base timer ch.0 TIOA pin	10	6
0	TIOB0 0		22	18
	TIOB0 1	Base timer ch.0 TIOB pin	5	_
Base Timer	TIOA1 1	Base timer ch.1 TIOA pin	11	7
1	TIOB1 0	Base timer ch.1 TIOB pin	23	19
	TIOB1 1		6	-
Base Timer	TIOA2 1		12	8
2	TIOA2 2	Base timer ch.2 TIOA pin	60	44
	TIOB2 0		24	_
	TIOB2 1	Base timer ch.2 TIOB pin	7	_
	TIOB2 2	'	59	43
Base Timer	TIOA3 1	Base timer ch.3 TIOA pin	13	9
3	TIOB3 0		25	_
	TIOB3 1	Base timer ch.3 TIOB pin	8	_
Base Timer	TIOA4 1	Base timer ch.4 TIOA pin	14	10
4	TIOB4 0	Base timer ch.4 TIOB pin	26	-
Base Timer	TIOA5 1	Base timer ch.5 TIOA pin	15	11
5	TIOB5 0	Base timer ch.5 TIOB pin	27	_
Base Timer	TIOA6 1	Base timer ch.6 TIOA pin	56	_
6	TIOB6 1	Base timer ch.6 TIOB pin	55	_
Base Timer	TIOA7 1	Base timer ch.7 TIOA pin	46	34
7	TIOB7_1	Base timer ch.7 TIOB pin	47	35
Debugger	SWCLK	Serial wire debug interface clock input pin	50	38
	SWDIO	Serial wire debug interface data input / output pin	52	40
	SWO	Serial wire viewer output pin	53	41
	TRSTX	JTAG reset Input pin	49	37
	TCK	JTAG test clock input pin	50	38
	TDI	JTAG test data input pin	51	39
	TMS	JTAG test mode state input/output pin	52	40
	TDO	JTAG debug data output pin	53	41
	100	1 0 17 to debug data output pili	55	7



			Piı	n No
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48
External	INT00_0	Fotom allinta munt no morat 00 in mot min	2	2
Interrupt	INT00_2	External interrupt request 00 input pin	54	-
	INT01_0	External interrupt request 01 input pin	3	3
	INT02_0	Futomod interment required 00 inmut nin	4	4
	INT02_1	External interrupt request 02 input pin	35	26
	INT03_1	External interrupt request 02 input nin	38	29
	INT03_2	External interrupt request 03 input pin	5	-
	INT04_0		8	-
	INT04_1	External interrupt request 04 input pin	40	-
	INT04_2		6	-
	INT05_2	External interrupt request 05 input pin	7	-
INT06_1 INT06_2	INT06_1	External interrupt request 06 input pin	48	36
	INT06_2		27	-
	INIT15_1	External interrupt request 15 input pin	60	44
	NMIX	Non-Maskable Interrupt input pin	57	42
GPIO	P00		49	37
	P01		50	38
	P02		51	39
	P03		52	40
	P04	General-purpose I/O port 0	53	41
	P0A		54	-
	P0B		55	-
	P0C		56	-
PC	P0F		57	42
	P10		34	25
	P11		35	26
	P12		36	27
	P13		37	28
	P14	General-purpose I/O port 1	38	29
	P15		39	30
	P17		40	-
	P18		44	-
	P19		45	-
	P21		48	36
	P22	General-purpose I/O port 2	47	35
	P23		46	34



Din				Pin No	
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48	
GPIO	P30		5	-	
	P31		6	-	
	P32		7	-	
	P33		8	-	
	P39		9	5	
	P3A	General-purpose I/O port 3	10	6	
	P3B		11	7	
	P3C		12	8	
	P3D		13	9	
	P3E		14	10	
	P3F		15	11	
	P46	General-purpose I/O port 4	19	15	
	P47		20	16	
	P49		22	18	
	P4A		23	19	
	P4B		24	-	
	P4C		25	-	
	P4D		26	-	
	P4E		27	-	
	P50	General-purpose I/O port 5	2	2	
	P51		3	3	
	P52		4	4	
	P60		60	44	
	P61	General-purpose I/O port 6	59	43	
	P62		58	-	
	P80	General-purpose I/O port 8	61	45	
	P81		62	46	
	P82		63	47	
	PE0	General-purpose I/O port E	28	20	
	PE2		30	22	
	PE3		31	23	



	1		Pin No	
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48
Multi- function Serial 0	SINO_0	Multi-function serial interface ch.0 input pin	48	36
	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA0 when it is used in an I ² C (operation mode 4).	47	35
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL0 when it is used in an I ² C (operation mode 4).	46	34
Multi-	SIN1_1	Multi-function serial interface ch.1 input pin	35	26
function Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA1 when it is used in an I ² C (operation mode 4).	36	27
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL1 when it is used in an I ² C (operation mode 4).	37	28
Multi-	SIN2_2	Multi-function serial interface ch.2 input pin	40	-
function Serial 2	SOT2_2 (SDA2_2)	Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA2 when it is used in an I ² C (operation mode 4).	44	-
	SCK2_2 (SCL2_2)	Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL2 when it is used in an I ² C (operation mode 4).	45	-



ъ.			Pin No	
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48
Multi- function Serial 3	SIN3_1	Multi-function serial interface ch.3 input pin	2	2
	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA3 when it is used in an I ² C (operation mode 4).	3	3
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL3 when it is used in an I ² C (operation mode 4).	4	4
Multi-	SIN4_0	Multi-function serial interface ch.4 input pin	54	-
function Serial 4	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA4 when it is used in an I ² C (operation mode 4).	55	-
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL4 when it is used in an I ² C (operation mode 4).	56	-
Multi-	SIN5_0	Multi-function serial interface ch.5 input pin	60	44
function Serial 5	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA5 when it is used in an I ² C (operation mode 4).	59	43
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL5 when it is used in an I ² C (operation mode 4).	58	-



Pin function	Pin name	Function description	Pin No	
			LQFP-64 QFN-64	LQFP-48 QFN-48
Multi- function Serial 6 Multi- function Serial 7	SIN6_1	Multi-function serial interface ch.6 input pin	8	-
	SOT6_1 (SDA6_1)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA6 when it is used in an I ² C (operation mode 4).	7	-
	SCK6_1 (SCL6_1)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL6 when it is used in an I ² C (operation mode 4).	6	-
	SIN7_1	Multi-function serial interface ch.7 input pin	27	-
	SOT7_1 (SDA7_1)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA7 when it is used in an I ² C (operation mode 4).	26	-
	SCK7_1 (SCL7_1)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL7 when it is used in an I ² C (operation mode 4).	25	-



			Pin No	
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48
Multi- function Timer 0	DTTI0X_0	Input signal of waveform generator to control outputs RTO00 to RTO05 of Multi-function timer 0	9	5
	DTTI0X_2		59	43
	FRCK0_2	16-bit free-run timer ch.0 external clock input pin	35	26
	IC00_0		60	44
	IC00_2		36	27
	IC01_2	16-bit input capture input pin of Multi-function	37	28
	IC02_0	timer 0. ICxx describes a channel number.	35	26
	IC02 2	TOXX describes a charmer number.	38	29
	IC03 2		39	30
	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi- function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	10	6
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi- function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	11	7
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi- function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	12	8
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi- function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	13	9
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi- function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	14	10
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi- function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	15	11
Real-time	RTCCO_0	O.F. accorde nulce output him of Dool time	57	42
clock	RTCCO_1	0.5 seconds pulse output pin of Real-time clock	37	28
	RTCCO_2	GOOK	10	6
	SUBOUT_0	Sub clock output pin	57	42
	SUBOUT_1		37	28
	SUBOUT_2		10	6
Low Power	WKUP0	Deep stand-by mode return signal input pin 0	57	42
Consumption	WKUP1	Deep stand-by mode return signal input pin 1	35	26
Mode	WKUP2	Deep stand-by mode return signal input pin 2	48	36
	WKUP3	Deep stand-by mode return signal input pin 3	60	44




	Pin name	Function description	Pin No	
Pin function			LQFP-64 QFN-64	LQFP-48 QFN-48
Reset	INITX	External Reset Input pin. A reset is valid when INITX = L.	21	17
Mode	MD0	Mode 0 pin. During normal operation, MD0 = L must be input During serial programming to flash memory, MD0 = H must be input.	29	21
	MD1	Mode 1 pin. During normal operation, input is not needed During serial programming to flash memory, MD1 = L must be input.	28	20
Power			1	1
	VCC	Power supply pin	18	14
			33	-
GND			16	12
	VSS	GND pin	32	24
			64	48
Clock	X0	Main clock (oscillation) input pin	30	22
	X0A	Sub clock (oscillation) input pin	19	15
	X1	Main clock (oscillation) I/O pin	31	23
	X1A	Sub clock (oscillation) I/O pin	20	16
	CROUT_1	Built-in High-speed CR-osc clock output port	57	42
ADC	AVCC	A/D converter analog power pin	41	31
Power	AVRH	A/D converter analog reference voltage input pin	42	32
ADC GND	AVSS	A/D converter GND pin	43	33
C pin	С	Power stabilization capacity pin	17	13

Note:

While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.




4. I/O Circuit Type






Type	Circuit	Remarks
В	Pull-up resistor Digital input	CMOS level hysteresis input Pull-up resistor Approximately 50 kΩ
С	N-ch Digital input Digital output	Open drain output CMOS level hysteresis input
















5. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

5.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
 - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
 - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

5.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 3. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- 4. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 5. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 6. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

5.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
 - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
 - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
 - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
 - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame
 - CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



6. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between each Power supply pins and GND pins, between AVCC pin and AVSS pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit


Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Using an external clock

To use the external clock, set general-purpose I/O ports to input the clock to X0/PE2 and X0A/P46 pins.



Handling when using Multi-function serial pin as I²C pin


If it is using the Multi-function serial pin as I²C pins, P-ch transistor of digital output is always disable. However, I²C pins need to keep the electrical characteristic like other pins and not to connect to external I²C bus system with power OFF.



C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (CS) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7uF would be recommended for this series.



Mode pins (MD0, MD1)

Connect the MD pin (MD0, MD1) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on: $VCC \rightarrow AVCC \rightarrow AVRH$ Turning off: $AVRH \rightarrow AVCC \rightarrow VCC$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.


Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.



7. Block Diagram






8. Memory Size

See Memory size in Product Lineup to confirm the memory size.


9. Memory Map

Memory Map (1)





Memory Map (2)



^{*:} See CY 9AAA0N/1A0N/A30N/130N/130L SERIES, FLASH PROGRAMMING SPECIFICATIONS to confirm the detail of Flash memory.



Peripheral Address Map

Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	ALID	Flash I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	A DD0	Software Watchdog timer
0x4001_3000	0x4001_4FFF	APB0	Reserved
0x4001_5000	0x4001_5FFF		Reserved
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_1FFF		Reserved
0x4002_2000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF	A D D 4	Base Timer
0x4002_6000	0x4002_6FFF	APB1	Reserved
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Built-in CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt Controller
0x4003_1000	0x4003_1FFF		Interrupt Source Check Register
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_50FF		Low Voltage Detector
0x4003_5100	0x4003_5FFF	APB2	Deep stand-by mode Controller
0x4003_6000	0x4003_6FFF	APBZ	Reserved
0x4003_7000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		Reserved
0x4003_A000	0x4003_AFFF		Reserved
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_FFFF		Reserved
0x4004_0000	0x4004_FFFF		Reserved
0x4005_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF		Reserved
0x4006_1000	0x4006_1FFF	AHB	Reserved
0x4006_2000	0x4006_2FFF		Reserved
0x4006_3000	0x4006_3FFF		Reserved
0x4006_4000	0x41FF_FFFF		Reserved



10. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■INITX = 0

This is the period when the INITX pin is the L level.

■INITX = 1

This is the period when the INITX pin is the H level.

■SPL = 0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to 0.

■SPL = 1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to 1.

■Input enabled

Indicates that the input function can be used.

■Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L.

■Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■Setting disabled

Indicates that the setting is disabled.

■Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

■Analog input is enabled

Indicates that the analog input is enabled.

■Trace output

Indicates that the trace function can be used.

■GPIO selected

In Deep Standby mode, pins switch to the general-purpose I/O port.



List of Pin Status

<u> </u>	of Pin Sta	atus								
status type	Function	Power- on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC m	mode, ode, or ode state	Deep Stan mode o Standby Standby Stan	r Deep top mode	Return from Deep Standby mode state
Pin sta		Power supply unstable		supply ble	Power supply stable	Power supply stable		Power sup	ply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1	INITX	= 1	INITX = 1
			-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
А	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state / When oscillation stop*1, output maintain previous state / Internal input fixed at 0	Hi-Z / Input enabled / When oscillation stop*1, Hi-Z / Internal input fixed at 0	Output maintain previous state / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Output maintain previous state / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Output maintain previous state / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state / When oscillation stop*1, Hi- Z output / Internal input fixed at 0	Maintain previous state / When oscillation stop*1, Hi- Z output / Internal input fixed at 0		Maintain previous state / When oscillation stop*1, Hi-Z output / Internal input fixed at 0	Maintain previous state / When oscillation stop*1, Hi- Z output / Internal input fixed at 0	Maintain previous state / When oscillation stop*1, Hi-Z output / Internal input fixed at "0"
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled



Pin status type	Function	Power- on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC m	mode, lode, or ode state	mode of Standby S	ndby RTC or Deep Stop mode ate	Return from Deep Standby mode state	
Pin sta	group	Power supply unstable	sta	supply ble	Power supply stable	sta	supply able	sta	supply ble	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1		X = 1		X = 1	INITX = 1	
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-	
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	
E	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain previous	Maintain previous state	Maintain previous state	Maintain previous	Maintain previous state	Maintain previous	
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	State	State	Hi-Z / Internal input fixed at 0	State	Hi-Z / Internal input fixed at 0	State	
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	GPIO	11: 7 /	GPIO
F	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal input	selected	Hi-Z / Internal input fixed at 0	selected	
	GPIO selected		enabled	enabled			fixed at 0	Maintain previous state		Maintain previous state	
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled			Hi-Z / Internal input fixed at 0	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected	
G	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous	Maintain previous	Maintain previous state	GPIO	LI: 7 /	GPIO	
	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	state			selected	Hi-Z / Internal input fixed at 0	selected	
	GPIO selected		enabled	enabled			input fixed at 0	Maintain previous state		Maintain previous state	
	Resource selected		Hi-Z /	Hi-Z /	Maintain	Maintain	Hi-Z / Internal	GPIO selected	Hi-Z / Internal	GPIO selected	
Н		PIO Hi-Z	Input I	Input	previous state	previous state	input fixed at 0	Maintain previous state	input fixed at 0	Maintain previous state	



status type	Function	Power- on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC m	mode, ode, or ode state	mode of Standby S	ndby RTC or Deep Stop mode ate	Return from Deep Standby mode state		
Pin sta	group	Power supply unstable	sta	supply ble	Power supply stable	sta	supply ible	sta	supply ble	Power supply stable		
		-	INITX = 0	INITX = 1	INITX = 1		X = 1	INITX = 1		INITX = 1		
_		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-		
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state			GPIO		
I	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal	WKUP input enabled	input	Hi-Z / WKUP input enabled	selected	
	GPIO selected		enabled	enabled			input fixed at 0			Maintain previous state		
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0 /	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0 /	Hi-Z / Internal input fixed at 0 /	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0 /	Hi-Z / Internal input fixed at 0 /		
J	Danasiman		Analog input enabled	Analog input enabled	Analog input enabled	Analog input enabled	Analog input enabled	Analog input enabled	Analog input enabled	Analog input enabled		
	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous	Maintain previous	Hi-Z / Internal	GPIO selected	Hi-Z / Internal	GPIO selected		
	GPIO selected	uisabieu	disabled	disabled	state	state	input fixed at 0	Maintain previous state	input fixed at 0	Maintain previous state		
	Analog input	Hi-Z	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0		
	selected		Analog input enabled	Analog input enabled	Analog input enabled	Analog input enabled	Analog input enabled	Analog input enabled	Analog input enabled	Analog input enabled		
K	External interrupt enabled selected						Maintain previous state	GPIO	⊔i 7 /	GPIO		
	Resource other than above selected	r than disabled disabled disa		Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input	selected	Hi-Z / Internal input fixed at 0	selected		
	GPIO selected								fixed at 0	Maintain previous state		Maintain previous state



Pin status type	Function group	Power- on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC m	mode, ode, or ode state	mode of Standby S	ndby RTC or Deep Stop mode ate	Return from Deep Standby mode state	
Pin st	group	Power supply unstable	Power sta	supply ble	Power supply stable	sta	stable Stable Stable Supply		Power supply stable		
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1	
	Analog input selected	- Hi-Z	Hi-Z / Internal input fixed at 0 / Analog	Hi-Z / Internal input fixed at 0 / Analog	Hi-Z / Internal input fixed at 0 / Analog	Hi-Z / Internal input fixed at 0 / Analog	Hi-Z / Internal input fixed at 0 / Analog	Hi-Z / Internal input fixed at 0 / Analog	Hi-Z / Internal input fixed at 0 / Analog	Hi-Z / Internal input fixed at 0 / Analog	
			input enabled	input enabled	input enabled	input enabled	input enabled	input enabled	input enabled	input enabled	
L	WKUP enabled						Hi-Z / Internal input fixed at 0	WKUP input enabled	Hi-Z / WKUP input enabled		
	External interrupt enabled selected		0	Setting disabled		Maintain previous	Maintain previous state	GPIO	Hi-Z /	GPIO selected	
	Resource other than above selected		чізамеч	uisabicu		state	state	Hi-Z / Internal input	selected	Internal input fixed at 0	
	GPIO selected						fixed at 0	Maintain previous state		Maintain previous state	
	Sub crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	
М	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state / When oscillation stop*2, output maintain previous state / Internal input fixed at 0	Hi-Z / Input enabled / When oscillation stop*², Hi-Z / Internal input fixed at 0	Maintain previous state / When oscillation stop*2, output maintain previous state / Internal input fixed at 0	Hi-Z / Input enabled / When oscillation stop*², Hi-Z / Internal input fixed at 0	Maintain previous state / When Return from Deep Stand-by STOP mode, GPIO selected	
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Output maintain previous state / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Output maintain previous state / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state	



status type	Function	Power- on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC m	mode, ode, or ode state	Standby S	ndby RTC or Deep Stop mode ate	Return from Deep Standby mode state			
Pin sta	group	Power supply unstable	Power sta				Power supply stable		Power supply stable				
		-	INITX = 0	INITX = 1	INITX = 1	INIT		INIT	INITX = 1				
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-			
						Maintain previous	Maintain previous	Maintain previous	Maintain previous	Maintain previous			
						state /	state /	state /	state /	state /			
	Sub	Hi-Z /	Hi-Z /	Hi-Z /		When	When	When	When	When			
	crystal	Internal	Internal	Internal	Maintain	oscillation	oscillation	oscillation	oscillation	oscillation			
	oscillator	input	input		•	•	previous	stops*2,	stops*2,	stops*2,	stops*2,	stops*2,	
	output pin	fixed at 0	fixed at 0				fixed at 0	state	Hi-Z /	Hi-Z /	Hi-Z /	Hi-Z /	Hi-Z /
N												Internal	Internal
						input	input	input	input	input			
						fixed at 0	fixed at 0	fixed at 0	fixed at 0	fixed at 0			
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state			
О	GPIO	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO/ Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state			
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled			
P	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	Maintain previous state	Hi-Z / Input enabled	Maintain previous state			

^{*1:} Oscillation is stopped at Sub run mode, Low-speed CR Run mode, Sub Sleep mode, Low-speed CR Sleep mode, Sub Timer mode, Low-speed CR Timer mode, RTC mode, Stop mode, Deep Standby RTC mode, and Deep Standby Stop mode.

^{*2:} Oscillation is stopped at Stop mode and Deep Standby Stop mode.



11. Electrical Characteristics

11.1 Absolute Maximum Ratings

Parameter	Symbol	F	Rating	Unit	Remarks
Farameter	Syllibol	Min	Max	Ullit	Remarks
Power supply voltage*1,*2	V _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog power supply voltage*1,*3	AVcc	Vss - 0.5	V _{SS} + 6.5	V	
Analog reference voltage*1,*3	AVRH	Vss - 0.5	V _{SS} + 6.5	V	
Input voltage*1	Vı	Vss - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
		Vss - 0.5	V _{SS} + 6.5	V	5V tolerant
Analog pin input voltage*1	VIA	Vss - 0.5	AV _{CC} + 0.5 (≤ 6.5 V)	V	
Output voltage*1	Vo	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
L level maximum output current*4	loL	-	10	mA	
L level average output current*5	I _{OLAV}	-	4	mA	
L level total maximum output current	∑lo∟	-	60	mA	
L level total average output current*6	∑lolav	-	30	mA	
H level maximum output current*4	Іон	-	-10	mA	
H level average output current*5	I _{OHAV}	-	- 4	mA	
H level total maximum output current	∑Іон	-	-60	mA	
H level total average output current*6	∑Iohav	-	-30	mA	
Power consumption	P _D	-	400	mW	
Storage temperature	Tstg	- 55	+ 150	°C	_

^{*1:} These parameters are based on the condition that V_{SS} = AV_{SS} = 0.0 V.

WARNING:

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess
of absolute maximum ratings. Do not exceed these ratings.

^{*2:} V_{CC} must not drop below V_{SS} - 0.5 V.

 $^{^{*}3}$: Be careful not to exceed V_{CC} + 0.5 V, for example, when the power is turned on.

^{*4:} The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

^{*5:} The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

^{*6:} The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms.



11.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0V)$

Par	ameter	Symbol	Conditions		lue	Unit	Remarks
rai	ametei	Symbol	Conditions	Min	Max	Oilit	Remarks
Power supply	voltage	Vcc	-	1.8	5.5	V	
Analog power	supply voltage	AVcc	-	1.8	5.5	V	AVcc = Vcc
Analog reference veltage		AVRH		2.7	AVcc	V	AVcc ≥ 2.7 V
Analog referen	Analog reference voltage		-	AVcc	AVcc		AVcc < 2.7 V
Smoothing car	pacitor	Cs	-	1	10	μF	For built-in Regulator *
Operating Temperature	LQA048, VNA048, LQD064, LQG064, VNC064	Та	-	- 40	+ 85	°C	

^{*:} See C Pin in Handling Devices for the connection of the smoothing capacitor.

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



11.3 DC Characteristics

11.3.1 Current Rating

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin		Conditions	Val		Unit	Remarks	
raiailletei	Syllibol	name		Conditions	Typ*3	Max*4	Ullit	Remarks	
		VCC	PLL	CPU: 20 MHz, Peripheral: 20 MHz, Flash memory 0 Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	20	25	mA	*1, *5	
	Icc		Run mode	CPU: 20 MHz, Peripheral: clock stopped, NOP operation	10	15	mA	*1, *5	
				High-speed CR Run mode	CPU/Peripheral: 4 MHz* ² Flash memory 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	4.5	5	mA	*1
Power supply current			Sub Run mode	CPU/Peripheral: 32 kHz, Flash memory 0 Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	0.25	0.35	mA	*1, *6	
			Low-speed CR Run mode	CPU/Peripheral: 100 kHz, Flash memory 0 Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	0.3	0.45	mA	*1	
			PLL Sleep mode	Peripheral: 20 MHz	9	13	mA	*1, *5	
	Iccs		High-speed CR Sleep mode	Peripheral: 4 MHz*2	2	2.5	mA	*1	
	ICCS		Sub Sleep mode	Peripheral: 32 kHz	0.1	0.2	mA	*1, *6	
			Low-speed CR Sleep mode	Peripheral: 100 kHz	0.2	0.35	mA	*1	

^{*1:} When all ports are fixed.

^{*2:} When setting it to 4 MHz by trimming.

^{*3:} T_A=+25°C, V_{CC}=3.3 V

^{*4:} T_A=+85°C, V_{CC}=5.5 V

^{*5:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*6:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



Parameter	Symbol	Pin		Conditions		alue	Unit	Remarks
Parameter	Symbol	name		Conditions	Typ*2	Max*3	Unit	Remarks
			Main	T _A = + 25°C, When LVD is off	1	3.6	mA	*1, *4
	Ісст		Timer mode	T _A = + 85°C, When LVD is off	1.7	3.9	mA	*1, *4
icci			Sub	T _A = + 25°C, When LVD is off	8.5	70	μА	*1, *5
		Timer mode	T _A = + 85°C, When LVD is off	18	170	μА	*1, *5	
	Iccr		RTC mode	T _A = + 25°C, When LVD is off	1.8	7.5	μА	*1, *5
Power	ICCR	VCC	IXTO IIIode	T _A = + 85°C, When LVD is off	7	62	μΑ	*1, *5
supply current			Stop mode	T _A = + 25°C, When LVD is off	0.7	7	μА	*1
	Іссн		Stop mode	T _A = + 85°C, When LVD is off	6	60	μА	*1
	Iccrd		Deep Standby	T _A = + 25°C, When LVD is off	1.6	3	μА	*1, *5
	ICCRD		RTC mode	T _A = + 85°C, When LVD is off	3.6	14.5	μΑ	*1, *5
	1		Deep	T _A = + 25°C, When LVD is off	0.5	2.5	μΑ	*1
	Іссно		Standby Stop mode	T _A = + 85°C, When LVD is off	2.5	12.5	μА	*1

^{*1:} When all ports are fixed.

^{*2:} V_{CC} = 3.3 V

^{*3:} V_{CC} = 5.5 V

^{*4:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*5:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



Low Voltage Detection Current

(V_{CC} = AV_{CC} = 1.8 V to 5.5 V, V_{SS} = AV_{SS} = 0 V, T_A = -40°C to +85°C)

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Faranietei	Syllibol	name	Conditions	Typ* Max		Oilit	Remarks
Low-voltage		For occurrence of reset or for occurrence of interrupt in normal mode operation	10	20	μΑ	When not	
detection circuit (LVD) power supply current	ICCLVD	vcc	For occurrence of reset and for occurrence of interrupt in normal mode operation	14	30	μА	detected
			For occurrence of interrupt in low-power mode operation	0.3	2	μΑ	When not detected

^{*:} When Vcc = 3.3 V

Flash Memory Current

 $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Faranietei	Symbol	name	Conditions	Тур	Max	Oilit	Nemarks	
Flash memory write/erase current	Iccflash	VCC	At Write/Erase	10.8	11.9	mA		

A/D Converter Current

 $(V_{CC} = AV_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, T_A = -40 ^{\circ}\text{C to } + 85 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	name	Conditions	Тур	Max	Ollit	Remarks
Power supply current	Iccad	AVCC	At 1unit operation	1.4	2.5	mA	
ourcit			At stop	0.1	0.35	μΑ	
Reference power supply current	Iccavrh	AVRH	At 1unit operation AVRH=5.5 V	0.8	1.5	mA	
			At stop	0.1	0.3	μΑ	



11.3.2 Pin Characteristics

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
- uramotor	Cymbol		Containone	Min	Тур	Max	0	Romano
		MD0, MD1, PE0, PE2, PE3, P46, P47, INITX	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	
H level input voltage (hysteresis input)	Vihs	P21, P22, P23, P50, P51, P52, P80, P81, P82	-	Vcc× 0.7	-	Vss + 5.5	V	5V tolerant
		CMOS hysteresis input pins other than the above	-	V _{CC} × 0.7	-	V _{CC} + 0.3	V	
L level input voltage (hysteresis	VILS	MD0, MD1, PE0, PE2, PE3, P46, P47, INITX	-	V _{SS} - 0.3	-	V _{CC} × 0.2	V	
input)		CMOS hysteresis input pins other than the above	-	Vss - 0.3	-	V _{CC} × 0.3	V	
H level	Vон	Pxx	V _{CC} ≥ 4.5 V I _{OH} = - 4 mA	V _{CC} - 0.5	-	Vcc	V	
output voltage	VOH	1 **	V _{CC} < 4.5 V I _{OH} = - 1 mA	V _{CC} - 0.5	-	V _{CC}	V	
L level output voltage	VoL	Pxx	$V_{CC} \ge 4.5 \text{ V}$ $I_{OL} = 4 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$ $I_{OL} = 2 \text{ mA}$	- Vss	-	0.4	V	
Input leak current	l _{IL}	-	-	- 5	-	+5	μA	
Pull-up resistance value	Rpu	Pull-up pin	V _{CC} ≥ 4.5 V V _{CC} < 4.5 V	25 40	50 100	100 400	kΩ	
Input capacitance	Cin	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



11.4 AC Characteristics


11.4.1 Main Clock Input Characteristics

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Domarka
Parameter	Syllibol	name	Conditions	Min	Max	Unit	Remarks
			V _{CC} ≥ 2.0 V	4	20	MHz	When crystal oscillator is
Input froguency	£		Vcc < 2.0 V	4	4	MHz	connected
Input frequency	fсн		V _{CC} ≥ 4.5 V	4	20	MHz	When using external
			Vcc < 4.5 V	4	16	MHz	clock
Input clock cycle	tcyLH	X0,	V _{CC} ≥ 4.5 V	50	250	ns	When using external
input clock cycle	LCYLH	X1	Vcc < 4.5 V	62.5	250	ns	clock
Input clock pulse width	-		Pwh/tcylh, Pwl/tcylh	45	55	%	When using external clock
Input clock rise time and fall time	t _{CF} ,		-	-	5	ns	When using external clock
	f _{CM}	-	-	-	20	MHz	Master clock
	fcc	-	-	-	20	MHz	Base clock (HCLK/FCLK)
Internal operating clock*1	f _{CP0}	-	-	-	20	MHz	APB0 bus clock*2
frequency	f _{CP1}	-	-	-	20	MHz	APB1 bus clock*2
	f _{CP2}	-	-	-	20	MHz	APB2 bus clock*2
	tcycc	-	-	50	-	ns	Base clock (HCLK/FCLK)
Internal operating clock*1	t _{CYCP0}	-	-	50	-	ns	APB0 bus clock*2
cycle time	t _{CYCP1}	-	-	50	-	ns	APB1 bus clock*2
	t _{CYCP2}	-	-	50	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

^{*2:} For about each APB bus which each peripheral is connected to, see Block Diagram in this data sheet.






11.4.2 Sub Clock Input Characteristics

($V_{CC} = 1$	8V to	5.5V.	$V_{SS} = 0$	$V, T_A = -$	40°C	to +	85°C)
١			O.O V,	V 00 C	, v, ı 🗥			00 0,

Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
Parameter	Symbol	name	s	Min	Тур	Max	Ullit	Remarks
Input fraguancy	for		-	-	32.768	-	kHz	When crystal oscillator is connected
Input frequency	fcL	V0.4	-	32	-	100	kHz	When using external clock
Input clock cycle	t _{CYLL}	X0A, X1A	-	10	-	31.25	μs	When using external clock
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When using external clock



11.4.3 Built-in CR Oscillation Characteristics

Built-in High-speed CR

$$(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$$

Parameter	Symbol	Symbol Conditions			Value		Unit	Remarks	
Parameter	Symbol		Conditions	Min	Тур	Max	Ullit	Remarks	
			T _A = + 25°C	3.92	4	4.08			
		V _{CC} ≥ 2.2 V	T _A = - 40°C to + 85°C	3.8	4	4.2	MHz	When trimming*1	
Clark framework	_	2.2 V	T _A = - 40°C to + 85°C	2.3	-	7.03		When not trimming	
Clock frequency	fcrh		T _A = + 25°C	3.4	4	4.6			
		Vcc < 2.2 V	T _A = - 40°C to + 85°C	3.16	4	4.84	MHz	When trimming*1	
		Z.Z V	T _A = - 40°C to + 85°C	2.3	-	7.03		When not trimming	
Frequency stabilization time	tcrwt	-		-	-	10	μs	*2	

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

Built-in Low-speed CR

$$(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$$

Parameter	Symbol	Conditions		Value		Unit	Remarks	١
raiailletei	Syllibol	Conditions	Min	Тур	Max	Oilit	Remarks	
Clock frequency	fcrL	-	50	100	150	kHz		

^{*2:} This is the time to stabilize the frequency of High-speed CR clock after setting trimming value. This period is able to use High-speed CR clock as source clock.



11.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of PLL)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

Doromotor	Cumbal	Value			Unit	Domonico
Parameter	Symbol	Min	Тур	Max	J	Remarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	tLOCK	200	-	-	μs	
PLL input clock frequency	f _{PLLI}	4	-	20	MHz	
PLL multiplication rate	-	1	-	5	multiplier	
PLL macro oscillation clock frequency	f _{PLLO}	10	-	20	MHz	
Main PLL clock frequency*2	fclkpll	-	-	20	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

11.4.5 Operating Conditions of Main PLL (In the case of using built-in High-speed CR clock for input clock of Main PLL)


 $(V_{CC} = 2.2V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Value			Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	t _{LOCK}	200	-	-	μs	
PLL input clock frequency	f _{PLLI}	3.8	4	4.2	MHz	
PLL multiplication rate	-	3	-	4	multiplier	
PLL macro oscillation clock frequency	f _{PLLO}	11.4	-	16.8	MHz	
Main PLL clock frequency*2	fclkpll	-	-	16.8	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

Note:

Make sure to input to the Main PLL source clock, the High-speed CR clock (CLKHC) that the frequency has been trimmed.
 When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.



^{*2:} For more information about Main PLL clock(CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

^{*2:} For more information about Main PLL clock(CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.



11.4.6 Reset Input Characteristics


 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	alue	Unit	Remarks
1 didilictor	- Cyllibol	name	Conditions	Min	Max	0	Remarks
				500	-	ns	
Reset input time	t _{INITX}	INITX	-	1.5	-	ms	When RTC mode or Stop mode
				1.5	-	ms	When Deep Standby mode

11.4.7 Power-on Reset Timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin		Value		Unit	Remarks
Parameter	Symbol	name	Min	Тур	Max	Ullit	Remarks
Power supply rising time	dV/dt		0.1	-	-	V/ms	
Power supply shut down time	toff		1	-	-	ms	
Reset release voltage	V _{DETH}		1.44	1.60	1.76	V	When voltage rises
Reset detection voltage	VDETL	VCC	1.39	1.55	1.71	V	When voltage drops
Time until releasing Power-on reset	t _{PRT}		0.46	-	11.4	ms	dV/dt ≥ 0.1mV/μs
Reset detection delay time	toffD		-	-	0.4	ms	dV/dt ≥ -0.04mV/μs






11.4.8 Base Timer Input Timing

Timer input timing

$$(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$$


Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
Farameter	Syllibol	Fili Ilaille	Conditions	Min	Max	Oill	Remarks
Input pulse width	t _{TIWH} ,	TIOAn/TIOBn (when using as ECK,TIN)	-	2tcycp	-	ns	



Trigger input timing

$$(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$$

Parameter	Symbol	Pin name	Conditions	value Value		Unit	Remarks
Farameter	Syllibol	Fili ilalile	Conditions	Min	Max	Offic	Remarks
Input pulse width	t _{TRGH} ,	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns	



Note:

t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which the Base Timer is connected to, see Block Diagram in this data sheet.



11.4.9 CSIO/UART Timing

CSIO (SPI = 0, SCINV = 0)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	Vcc < 2.7		2.7 V ≤ V _{cc} < 4.5	5 V	V _{CC} ≥ 4.	Unit	
		namo		Min	Max	Min	Max	Min	Max	
Baud rate	-	-	-	-	5	-	5	-	5	Mbps
Serial clock cycle time	tscyc	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	4t _{CYCP}	-	ns
$\begin{array}{c} SCK \downarrow \to SOT \\ delay\ time \end{array}$	t _{SLOVI}	SCKx, SOTx	Mastanusada	-40	+40	-30	+30	-20	+20	ns
SIN → SCK ↑ setup time	tıvsнı	SCKx, SINx	Master mode	75	-	50	-	30	_	ns
$\begin{array}{c} SCK \uparrow \to SIN \\ hold \ time \end{array}$	tsнıxı	SCKx, SINx		0	-	0	-	0	-	ns
Serial clock L pulse width	tsьsн	SCKx		2tcycp - 10	-	2t _{CYCP} - 10	-	2t _{CYCP} - 10	_	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	tcycp + 10	-	ns
$\begin{array}{c} SCK \downarrow \to SOT \\ delay \ time \end{array}$	tslove	SCKx, SOTx		-	75	-	50	-	30*1 40*2	ns
SIN → SCK ↑ setup time	tivshe	SCKx, SINx	Slave mode	10	-	10	-	10	-	ns
$\begin{array}{c} SCK \uparrow \to SIN \\ hold \ time \end{array}$	tshixe	SCKx, SINx		20	-	20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	-	5	ns


^{*1} When PZR = 0.

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.
 - About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 - For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 50 pF.

^{*2} When PZR = 1.









CSIO (SPI = 0, SCINV = 1)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	Vcc < 2	7 V	2.7 V ≤ Vcc < 4.5		V _{cc} ≥ 4.5	5 V	Unit
		Haine		Min	Max	Min	Max	Min	Max	
Baud rate	-	-	-	-	5	-	5	-	5	Mbps
Serial clock cycle time	tscyc	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK ↑ → SOT delay time	tshovi	SCKx, SOTx	NA	-40	+40	-30	+30	-20	+20	ns
SIN → SCK ↓ setup time	t _{IVSLI}	SCKx, SINx	Master mode	75	-	50	-	30	-	ns
$\begin{array}{c} SCK \downarrow \to SIN \\ hold\ time \end{array}$	tslixi	SCKx, SINx		0	-	0	-	0	-	ns
Serial clock L pulse width	tslsh	SCKx		2tcycp - 10	-	2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock H pulse width	tsHSL	SCKx		tcycp + 10	-	tcycp + 10	-	t _{CYCP} + 10	-	ns
SCK ↑ → SOT delay time	t _{SHOVE}	SCKx, SOTx		-	75	-	50	-	30*1 40*2	ns
SIN → SCK ↓ setup time	tivsle	SCKx, SINx	Slave mode	10	-	10	-	10	-	ns
$\begin{array}{c} SCK \downarrow \to SIN \\ hold\ time \end{array}$	t _{SLIXE}	SCKx, SINx		20	-	20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	-	5	ns
SCK rising time	t _R	SCKx		_	5	-	5	-	5	ns


^{*1} When PZR = 0.

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.
 - About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 pF$.

^{*2} When PZR = 1.









CSIO (SPI = 1, SCINV = 0)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	Vcc < 2.7	' V	2.7 V Vcc < 4.		V _{cc} ≥ 4.	5 V	Unit
		Haine		Min	Max	Min	Max	Min	Max	
Baud rate	-	-	-	-	5	-	5	-	5	Mbps
Serial clock cycle time	tscyc	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK ↑ → SOT delay time	tshovi	SCKx, SOTx		-40	+40	-30	+30	-20	+20	ns
SIN → SCK ↓ setup time	t _{IVSLI}	SCKx, SINx	Master mode	75	-	50	-	30	-	ns
$\begin{array}{c} SCK \downarrow \to SIN \\ hold \ time \end{array}$	t _{SLIXI}	SCKx, SINx		0	-	0	-	0	-	ns
SOT → SCK ↓ delay time	t _{SOVLI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock L pulse width	tslsн	SCKx		2tcycp - 10	-	2tcYCP - 10	-	2t _{CYCP} - 10	_	ns
Serial clock H pulse width	tshsl	SCKx		t _{CYCP} + 10	-	tcycp + 10	-	tcycp + 10	-	ns
SCK ↑ → SOT delay time	tshove	SCKx, SOTx		-	75	-	50	-	30*1 40*2	ns
SIN → SCK ↓ setup time	t _{IVSLE}	SCKx, SINx	Slave mode	10	-	10	-	10	-	ns
$\begin{array}{c} SCK \downarrow \to SIN \\ hold\ time \end{array}$	tslixe	SCKx, SINx		20	-	20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	-	5	ns


^{*1} When PZR = 0.

- The above characteristics apply to clock synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 \text{ pF}$.

^{*2} When PZR = 1.









CSIO (SPI = 1, SCINV = 1)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	Symbol	Pin	Conditions	Conditions Vcc < 2.7 V			5 V	V _{CC} ≥ 4.5	5 V	Unit
	,	name		Min	Max	Min	Max	Min	Max	
Baud rate	-	-	-	-	5	-	5	-	5	Mbps
Serial clock cycle time	tscyc	SCKx		4tcycp	-	4tcycp	-	4t _{CYCP}	-	ns
$\begin{array}{c} SCK \downarrow \to SOT \\ delay\ time \end{array}$	tsLOVI	SCKx, SOTx		-40	+40	-30	+30	-20	+20	ns
SIN → SCK ↑ setup time	t _{IVSHI}	SCKx, SINx	Master mode	75	-	50	-	30	-	ns
$\begin{array}{c} SCK \uparrow \to SIN \\ hold\ time \end{array}$	tsнıxı	SCKx, SINx		0	-	0	-	0	-	ns
SOT → SCK ↑ delay time	t _{sovні}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock L pulse width	tslsh	SCKx		2tcYCP - 10	-	2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock H pulse width	tshsl	SCKx		tcycp + 10	-	tcycp + 10	-	tcycp + 10	-	ns
$\begin{array}{c} SCK \downarrow \to SOT \\ delay \ time \end{array}$	tslove	SCKx, SOTx		-	75	-	50	-	30*1 40*2	ns
SIN → SCK ↑ setup time	t _{IVSHE}	SCKx, SINx	Slave mode	10	-	10	-	10	-	ns
$\begin{array}{c} SCK \uparrow \to SIN \\ hold\ time \end{array}$	tshixe	SCKx, SINx		20	-	20	-	20	-	ns
SCK falling time	t _F	SCKx	1	-	5	-	5	-	5	ns
SCK rising time	t _R	SCKx	1	-	5	-	5	-	5	ns


^{*1} When PZR = 0.

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.
 - About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 - For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 \text{ pF}$.

^{*2} When PZR = 1.








UART external clock input (EXT = 1)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Conditions	'	/alue	Unit	Remarks
1 drameter	Cymbol	Conditions	Min	Max	- Onit	Remarks
Serial clock L pulse width	t _{SLSH}		t _{CYCP} + 10	-	ns	
Serial clock H pulse width	tshsl	C. = 50 pF	tcycp + 10	-	ns	
SCK falling time	t _F	C _L = 50 pF	-	5	ns	
SCK rising time	t _R		-	5	ns	






11.4.10 External Input Timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Parameter	Symbol	Fill Hallie	S	Min	Max	Ullit	Remarks
		ADTG - 2tcycp*1				A/D converter trigger input	
		FRCKx	-	ZICYCP" '	-	ns	Free-run timer input clock
	4	ICxx					Input capture
Input pulse width	t _{INH} , t _{INL}	DTTIxX	-	2tcycp*1	-	ns	Waveform generator
	LINE	INTxx,	*2	2t _{CYCP} + 100*1	-	ns	External interrupt
		NMIX	*3	500	-	ns	NMI
		WKUPx	*4	500	-	ns	Deep Standby wake up

- *1: tcycp indicates the APB bus clock cycle time.

 About the APB bus number which A/D converter, Multi-function Timer, External interrupt, Deep Standby mode Controller is connected to, see Block Diagram in this data sheet.
- *2: When in Run mode, in Sleep mode.
- *3: When in Timer mode, in RTC mode, in Stop mode.
- *4: When in Deep Standby RTC mode, in Deep Standby Stop mode.





11.4.11 I2C Timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	Symbol	Conditions	Standard	l-mode	Fast-m	ode	Unit	Remarks
r al allietei	Symbol	Conditions	Min	Max	Min	Max	Oilit	Remarks
SCL clock frequency	fscL		0	100	0	400	kHz	
(Repeated) START condition hold time ${\rm SDA}\downarrow \to {\rm SCL}\downarrow$	thdsta		4.0	-	0.6	-	μs	
SCL clock L width	t _{LOW}		4.7	-	1.3	-	μs	
SCL clock H width	thigh		4.0	-	0.6	-	μs	
(Repeated) START condition setup time SCL ↑ → SDA ↓	tsusta	C _L = 50 pF,	4.7	-	0.6	-	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	thddat	$R = (V_P/I_{OL})^{*1}$	0	3.45*2	0	0.9*3	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	tsudat		250	-	100	-	ns	
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	tsusто		4.0	-	0.6	-	μs	
Bus free time between STOP condition and START condition	t _{BUF}		4.7	-	1.3	-	μs	
Noise filter	tsp	-	2 tcycp*4	-	2 tcycp*4	-	ns	

^{*1:} R and C_L represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively. V_P indicates the power supply voltage of the pull-up resistor and I_{OL} indicates V_{OL} guaranteed current.

About the APB bus number which I2C is connected to, see Block Diagram in this data sheet.

To use Standard-mode, set the APB bus clock at 2 MHz or more.

To use Fast-mode, set the APB bus clock at 8 MHz or more.



^{*2:} The maximum thodat must satisfy that it does not extend at least L period (tLOW) of device's SCL signal.

^{*3:} A Fast-mode I²C bus device can be used on a Standard-mode I²C bus system as long as the device satisfies the requirement of t_{SUDAT} ≥ 250 ns.

^{*4:} t_{CYCP} is the APB bus clock cycle time.




11.4.12 JTAG Timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	onditions Value		Unit	Remarks
Faranietei	Symbol	Fili liaille	Conditions	Min	Max	Oilit	Remarks
TMS,TDI setup	times	TCK,	V _{CC} ≥ 4.5 V	15		ne	
time	tjtags	TMS,TDI	Vcc < 4.5 V	13	-	ns	
TMS,TDI hold	t	TCK,	V _{CC} ≥ 4.5 V	15		no	
time	t JTAGH	TMS,TDI	V _{CC} < 4.5 V	13	_	ns	
		TCK,	V _{CC} ≥ 4.5 V	-	30		
TDO delay time	t JTAGD	TDO	2.7 V ≤ V _{CC} < 4.5 V	-	45	ns	
		1.50	Vcc < 2.7 V	-	60		

Note:

When the external load capacitance C_L = 50 pF.





11.5 12-bit A/D Converter

Electrical characteristics for the A/D converter

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Cumbal	Pin		Value		Unit	Remarks
Parameter	Symbol	name	Min	Тур	Max	Ullit	Remarks
Resolution	-	-	-	-	12	bit	
Integral Nanlinearity	INL		-	-	± 3.0	LSB	AV _{CC} ≥ 2.7 V
Integral Nonlinearity	IINL	-	-	-	± 5.0	LSB	AV _{CC} < 2.7 V
Differential Neplinearity	DNL		-	-	± 1.9	LSB	AV _{CC} ≥ 2.7 V
Differential Nonlinearity	DINL	-	-	-	± 2.9	LSB	AV _{CC} < 2.7 V
Zero transition voltage	V _{ZT}	ANxx	-	-	± 20	mV	
Full-scale transition voltage	V _{FST}	ANxx	-	-	AVRH ± 20	mV	
0			1.0				AV _{CC} ≥ 2.7 V
Conversion time*1	-	-	4.0	Ī -	-	μs	AVcc < 2.7 V
Committee at time a *?	_		0.3		10		AV _{CC} ≥ 2.7 V
Sampling time*2	ts	-	1.2] -	10	μs	AVcc < 2.7 V
Common alask avalata	_		50		1000		AV _{CC} ≥ 2.7 V
Compare clock cycle*3	t _{CCK}	-	200	Ī -	1000	ns	AVcc < 2.7 V
Period of operation enable state transitions	tsтт	-	_	-	1	μs	
Analog input capacity	C _{AIN}	-	-	-	15	pF	
					0.9		AV _{CC} ≥ 4.5 V
Analog input resistor	R _{AIN}	-	-	-	1.6	kΩ	2.7 V ≤ AV _{CC} < 4.5 V
					4.0		AV _{CC} < 2.7 V
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	ANxx	-	-	0.3	μΑ	
Analog input voltage	-	ANxx	AVss	-	AVRH	V	
Defenses valters		AVR	2.7		A) /	\/	AV _{CC} ≥ 2.7 V
Reference voltage	_	H	AVcc	<u>-</u> -	AVcc	V	AVcc < 2.7 V

^{*1:} The conversion time is the value of sampling time (ts) + compare time (tc).

The condition of the minimum conversion time is the following.

AV_{CC} ≥ 2.7 V, HCLK=20 MHz sampling time: 0.3 μs, compare time: 0.7 μs

AV_{CC} < 2.7 V, HCLK=20 MHz sampling time: 1.2 μs, compare time: 2.8 μs

Ensure that it satisfies the value of the sampling time (ts) and compare clock cycle (tcck).

For setting*4 of the sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM3 Family Peripheral Manual Analog Macro Part.

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.

For the number of the APB bus to which the A/D Converter is connected, see Block Diagram.


The Base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

*2: A necessary sampling time changes by external impedance.

Ensure to set the sampling time to satisfy (Equation 1).

*3: The compare time (t_C) is the value of (Equation 2).





(Equation 1) $t_S \ge (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$

ts: Sampling time

R_{AIN}: Input resistor of A/D = $0.9 \text{ k}\Omega$ at $4.5 \text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5 \text{ V}$

Input resistor of A/D = 1.6 k Ω at 2.7 V \leq AV_{CC} < 4.5 V

Input resistor of A/D = $4.0 \text{ k}\Omega$ at $1.8 \text{ V} \leq \text{AV}_{\text{CC}} < 2.7 \text{ V}$

C_{AIN}: Input capacity of A/D = 15 pF at 1.8 V \leq AV_{CC} \leq 5.5 V

R_{EXT}: Output impedance of external circuit

(Equation 2) $t_C = t_{CCK} \times 14$

tc: Compare time

 t_{CCK} : Compare clock cycle



Definition of 12-bit A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.


• Integral Nonlinearity : Deviation of the line between the zero-transition point (0b00000000000 ←→

0b00000000001) and the full-scale transition point (0b111111111110 \longleftrightarrow 0b111111111111) from

the actual conversion characteristics.

• Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to change the output code

by 1 LSB.



Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N: A/D converter digital output value.

 $\begin{array}{lll} V_{ZT}; & \mbox{Voltage at which the digital output changes from } 0x000 \ \mbox{to } 0x001. \\ V_{FST}; & \mbox{Voltage at which the digital output changes from } 0xFFE \ \mbox{to } 0xFFF. \\ V_{NT}; & \mbox{Voltage at which the digital output changes from } 0x(N-1) \ \mbox{to } 0xN. \\ \end{array}$



11.6 Low-Voltage Detection Characteristics

11.6.1 Low-Voltage Detection Reset

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks
Faranietei	Syllibol	Conditions	Min	Тур	Max	Oilit	Remarks
Detected voltage	V_{DLR}	SVHR = 0001	1.43	1.53	1.63	V	When voltage drops
Released voltage	V_{DHR}	3VHK - 0001	1.53	1.63	1.73	V	When voltage rises
Detected voltage	V_{DLR}	SVHR = 0100	1.80	1.93	2.06	V	When voltage drops
Released voltage	V_{DHR}	3VHK - 0100	1.90	2.03	2.16	V	When voltage rises
LVD stabilization wait time	tuvdrw	-	-	-	633 × t _{CYCP} *	μs	
Detection delay time	t _{LVDRD}	dV/dt ≥ -4mV/μs	-	-	60	μs	

^{*:} tcycp indicates the APB2 bus clock cycle time.



11.6.2 Interrupt of Low-voltage Detection

Normal mode

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Symbol	Conditions		Valu	е	Unit	Remarks	
		Conditions	Min	Тур	Max			
Detected voltage	V_{DLI}	SVHI = 0000	1.87	2.00	2.13	V	When voltage drops	
Released voltage	V _{DHI}	OVIII = 0000	1.97	2.10	2.23	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 0001	1.96	2.10	2.24	V	When voltage drops	
Released voltage	V_{DHI}	37111 = 0001	2.06	2.20	2.34	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 0010	2.05	2.20	2.35	V	When voltage drops	
Released voltage	V _{DHI}	3411 - 0010	2.15	2.30	2.45	V	When voltage rises	
Detected voltage	V _{DLI}	SVHI = 0011	2.15	2.30	2.45	V	When voltage drops	
Released voltage	V_{DHI}	3401 - 0011	2.25	2.40	2.55	V	When voltage rises	
Detected voltage	V _{DLI}	SVHI = 0100	2.24	2.40	2.56	V	When voltage drops	
Released voltage	V_{DHI}	3411 - 0100	2.34	2.50	2.66	V	When voltage rises	
Detected voltage	V _{DLI}	SVHI = 0101	2.33	2.50	2.67	V	When voltage drops	
Released voltage	V_{DHI}	3401 - 0101	2.43	2.60	2.77	V	When voltage rises	
Detected voltage	V_{DLI}	C)/III = 0110	2.43	2.60	2.77	V	When voltage drops	
Released voltage	V_{DHI}	SVHI = 0110	2.53	2.70	2.87	V	When voltage rises	
Detected voltage	V _{DLI}	C)/III = 0111	2.61	2.80	2.99	V	When voltage drops	
Released voltage	V_{DHI}	SVHI = 0111	2.71	2.90	3.09	V	When voltage rises	
Detected voltage	V _{DLI}	C) / - 4000	2.80	3.00	3.20	V	When voltage drops	
Released voltage	V _{DHI}	SVHI = 1000	2.90	3.10	3.30	V	When voltage rises	
Detected voltage	V_{DLI}	C)/LII = 1001	2.99	3.20	3.41	V	When voltage drops	
Released voltage	V _{DHI}	SVHI = 1001	3.09	3.30	3.51	V	When voltage rises	
Detected voltage	V_{DLI}	C)/LII = 1010	3.36	3.60	3.84	V	When voltage drops	
Released voltage	V _{DHI}	SVHI = 1010	3.46	3.70	3.94	V	When voltage rises	
Detected voltage	V _{DLI}	C)/III = 1011	3.45	3.70	3.95	V	When voltage drops	
Released voltage	V _{DHI}	SVHI = 1011	3.55	3.80	4.05	V	When voltage rises	
Detected voltage	V_{DLI}	C) / - 4400	3.73	4.00	4.27	V	When voltage drops	
Released voltage	V _{DHI}	SVHI = 1100	3.83	4.10	4.37	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 1101	3.83	4.10	4.37	V	When voltage drops	
Released voltage	V _{DHI}	3VHI - 1101	3.93	4.20	4.47	V	When voltage rises	
Detected voltage	V _{DLI}	C\/LII = 4440	3.92	4.20	4.48	V	When voltage drops	
Released voltage	V _{DHI}	SVHI = 1110	4.02	4.30	4.58	V	When voltage rises	
LVD stabilization wait time	t _{LVDIW}	-	-	-	633 × t _{CYCP} *	μs		
Detection delay time	t _{LVDID}	dV/dt ≥ - 4mV/μs	-	-	60	μs		

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.



Low power mode

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Doromotor	Cumbal	Conditions	tions Value			llm:4	$(1_A = -40^{\circ} \text{C to} + 85^{\circ})$
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	V _{DLIL}	SVHI = 0000	1.80	2.00	2.20	V	When voltage drops
Released voltage	V _{DHIL}	3711 - 0000	1.90	2.10	2.30	V	When voltage rises
Detected voltage	V _{DLIL}	SVHI = 0001	1.89	2.10	2.31	V	When voltage drops
Released voltage	V _{DHIL}	3VHI - 0001	1.99	2.20	2.41	٧	When voltage rises
Detected voltage	V_{DLIL}	SVHI = 0010	1.98	2.20	2.42	V	When voltage drops
Released voltage	V _{DHIL}	3VHI - 0010	2.08	2.30	2.52	٧	When voltage rises
Detected voltage	V _{DLIL}	SVHI = 0011	2.07	2.30	2.53	٧	When voltage drops
Released voltage	V _{DHIL}	3VHI - 0011	2.17	2.40	2.63	٧	When voltage rises
Detected voltage	V _{DLIL}	SVHI = 0100	2.16	2.40	2.64	٧	When voltage drops
Released voltage	V _{DHIL}	3VHI - 0100	2.26	2.50	2.74	٧	When voltage rises
Detected voltage	V _{DLIL}	C) / = 0404	2.25	2.50	2.75	٧	When voltage drops
Released voltage	V _{DHIL}	SVHI = 0101	2.35	2.60	2.85	٧	When voltage rises
Detected voltage	V_{DLIL}	C) / = 0440	2.34	2.60	2.86	٧	When voltage drops
Released voltage	V _{DHIL}	SVHI = 0110	2.44	2.70	2.96	٧	When voltage rises
Detected voltage	V_{DLIL}	a	2.52	2.80	3.08	٧	When voltage drops
Released voltage	V _{DHIL}	SVHI = 0111	2.62	2.90	3.18	٧	When voltage rises
Detected voltage	V_{DLIL}	0)/11/1 4000	2.70	3.00	3.30	٧	When voltage drops
Released voltage	V _{DHIL}	SVHI = 1000	2.80	3.10	3.40	٧	When voltage rises
Detected voltage	V_{DLIL}	0)/111 4004	2.88	3.20	3.52	V	When voltage drops
Released voltage	V _{DHIL}	SVHI = 1001	2.98	3.30	3.62	٧	When voltage rises
Detected voltage	V _{DLIL}	C) / = 4040	3.24	3.60	3.96	V	When voltage drops
Released voltage	V _{DHIL}	SVHI = 1010	3.34	3.70	4.06	٧	When voltage rises
Detected voltage	V_{DLIL}	C) / = 4044	3.33	3.70	4.07	V	When voltage drops
Released voltage	V _{DHIL}	SVHI = 1011	3.43	3.80	4.17	٧	When voltage rises
Detected voltage	V _{DLIL}	0)/ 4400	3.60	4.00	4.40	٧	When voltage drops
Released voltage	V _{DHIL}	SVHI = 1100	3.70	4.10	4.50	٧	When voltage rises
Detected voltage	V_{DLIL}	C) / = 44.04	3.69	4.10	4.51	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 1101	3.79	4.20	4.61	٧	When voltage rises
Detected voltage	V _{DLIL}	0)/111 4440	3.78	4.20	4.62	٧	When voltage drops
Released voltage	V _{DHIL}	SVHI = 1110	3.88	4.30	4.72	٧	When voltage rises
LVD stabilization wait time	tlvdilw	-	-	-	8039 × tcycp	μs	
Detection delay time	tuvdild	dV/dt ≥ - 0.4mV/μs	-	-	800	μs	

^{*:} tcycp indicates the APB2 bus clock cycle time.



11.7 Flash Memory Write/Erase Characteristics

11.7.1 Write / Erase time

 $(V_{CC} = 2.0V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter		Value		Unit	Remarks	
Faiai	raiailleter		Max*	Offic	Kemarks	
Sector erase	Large Sector	1.6	7.5		Inches with time wing to intermal cons	
time	ne Small Sector 0.4 2.1		S	Includes write time prior to internal erase		
Half word (16-bit) write time		25	400	μs	Not including system-level overhead time.	
Chip erase time		4	19.2	s	Includes write time prior to internal erase	

^{*:} The typical value is immediately after shipment, the maximum value is guarantee value under 100,000 cycle of erase/write.

11.7.2 Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	
100,000	5*	

^{*:} At average + 85°C



11.8 Return Time from Low-Power Consumption Mode

11.8.1 Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


Return Count Time

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$

Parameter	Cumbal	Value		Unit	Remarks
Parameter	Symbol	Тур	Max*	Unit	Remarks
Sleep mode		t _{CYCC}		μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode	ticnt	40	80	μѕ	
Low-speed CR Timer mode		630	1260	μs	
Sub Timer mode		630	1260	μs	
RTC mode, Stop mode		1083	2100	μs	
Deep Standby RTC mode Deep Standby Stop mode		1099	2127	μs	

^{*:} The maximum value depends on the accuracy of built-in CR.


Operation example of return from Low-Power consumption mode (by external interrupt*)



^{*:} External interrupt is set to detecting fall edge.



Operation example of return from Low-Power consumption mode (by internal resource interrupt*)



^{*:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes: - The return factor is different in each Low-Power consumption modes.

See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3
Family

Peripheral Manual.

 When interrupt recoveries, the operation mode that CPU recoveries depend on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.



11.8.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	Symbol Value Mov*		Unit	Remarks	
Farailletei	Symbol	Тур	Max*	Ullit	Remarks
Sleep mode		359	647	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode	_ tront	359	647	μs	
Low-speed CR Timer mode		929	1787	μs	
Sub Timer mode		929	1787	μs	
RTC/Stop mode		1099	2127	μs	
Deep Standby RTC mode Deep Standby Stop mode		1099	2127	μs	

^{*:} The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)







Operation example of return from low power consumption mode (by internal resource reset*)

- Notes: -The return factor is different in each Low-Power consumption modes. See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.
 - When interrupt recoveries, the operation mode that CPU recoveries depend on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.
 - The time during the power-on reset/low-voltage detection reset is excluded. See (6) Power-on Reset Timing in 11.4 AC Characteristics in Electrical Characteristics for the detail on the time during the power-on reset/low-voltage detection reset.
 - When in recovery from reset, CPU changes to the High-speed CR Run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the Main PLL clock stabilization wait time.
 - The internal resource reset means the watchdog reset and the CSV reset.

^{*:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.




12. Ordering Information

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
CY9AF131KAPMC-G-UNE2	64 Kbyte	8 Kbyte	Plastic • LQFP (0.5mm pitch), 48-pin (LQA048)	Trav
CY9AF131LAPMC1-G-UNE2	64 Kbyte	8 Kbyte	Plastic • LQFP	Tray
CY9AF132LAPMC1-G-UNE2	128 Kbyte	8 Kbyte	(0.5mm pitch), 64-pin (LQD064)	




13. Package Dimensions

Package Type	Package Code	
LQFP 48 (0.5mm pitch)	LQA048	





Package Type	Package Code	
LQFP 64 (0.5mm pitch)	LQD064	





14. Major Changes

Spansion Publication Number: DS706-00066

Page	Section	Change Results
Revision	1.0	
-	-	Initial release
Revision	2.0	
2	Features · On-chip Memories	Changed the description of on-chip SRAM
33	Handling Devices	Added "· Stabilizing power supply voltage"
33	Handling Devices Crystal oscillator circuit	Added the following description "Evaluate oscillation of your using crystal oscillator by your mount board."
37	Memory Map Memory map(2)	Added the summary of Flash memory sector
47 - 49	Electrical Characteristics 3. DC Characteristics (1) Current rating	Changed the table format Added Timer mode current Added Flash Memory Current Moved A/D Converter Current
53	Electrical Characteristics 4. AC Characteristics (4-1) Operating Conditions of Main PLL (4-2) Operating Conditions of Main PLL	· Added the figure of Main PLL connection
54	Electrical Characteristics 4. AC Characteristics (6) Power-on Reset Timing	Changed the figure of timing Changed from Reset release delay time(tond) to Time until releasing Power-on reset(tprt)
56 - 63	Electrical Characteristics 4. AC Characteristics (8) CSIO/UART Timing	Modified from UART Timing to CSIO/UART Timing Changed from Internal shift clock operation to Master mode Changed from External shift clock operation to Slave mode
67	Electrical Characteristics 5. 12bit A/D Converter	Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage Added Conversion time at AV _{CC} < 2.7 V
70	Electrical Characteristics 7. Low-voltage Detection Characteristics	Deleted the figure
73	Electrical Characteristics 8. Flash Memory Write/Erase Characteristics	Change to the erase time of include write time prior to internal erase
74 - 77	Electrical Characteristics 9. Return Time from Low-Power Consumption Mode	Added Return Time from Low-Power Consumption Mode
78	Ordering Information	Changed notation of part number

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: CY9A130LB Series 32-bit ARM® Cortex®-M3 FM3 Microcontroller

Document Number: 002-05671

Revision	ECN	Submission Date	Description of Change
**	1	06/09/2015	Migrated to Cypress and assigned document number 002-05671. No change to document contents.
*A	5162460	03/10/2016	Updated to Cypress template.
*B	5742425	05/23/2017	Adapted new Cypress logo Modified RTC description in "Features, Real-Time Clock(RTC)". Changed starting count value from 01 to 00. Deleted "second, or day of the week" in the Interrupt function. Changed package code as the following in chapter: 2. Packages 3. Pin Assignment 13. Ordering Information 14. Package Dimensions. FPT-48P-M49 -> LQA048, LCC-48P-M73 -> VNA048 FTP-64P-M38 -> LQD064, FPT-64P-M39 -> LQG064, LCC-64P-M24 -> VNC064 Corrected "J-TAG" to "JTAG" in 4. List of Pin Functions. Added Note for JTAG pin in 4. List of Pin Functions. Added the Baud rate spec in 12.4.9 CSIO/UART Timing.
*C	5883538	09/14/2017	Modified Part number as below due to Fab transfer MB9AF132LBPMC-G-SNE2 => MB9AF132LBPMC-G-UNE2
*D	6575948	05/17/2019	Updated Document Title to read as "CY9A130LB Series 32-bit ARM® Cortex®-M3 FM3 Microcontroller". Replaced "MB9A130LB Series" with "CY9A130LB Series" in all instances across the document. Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.
*E	8098227	01/08/2025	Updated the Product Lineup, Memory Map & Package Dimensions. Replaced the below series in Ordering Information. CY9AF131KBPMC-G-SNE2 with CY9AF131KAPMC-G-UNE2 CY9AF132KBPMC-G-SNE2 with CY9AF131LAPMC1-G-UNE2 CY9AF131KBQN-G-AVE2 with CY9AF132LAPMC1-G-UNE2 Deleted the below series from Ordering Information CY9AF132KBQN-G-AVE2



CY9AF131LBPMC1-G-SNE2 CY9AF132LBPMC1-G-SNE2 CY9AF131LBPMC-G-SNE2
CY9AF131LBPMC-G-SINE2 CY9AF131LBQN-G-AVE2 CY9AF132LBQN-G-AVE2



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm cvpress.com/automotive Automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu PSoC. cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

cypress.com/wireless

© Cypress Semiconductor Corporation, 2014-2025. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising gout of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document in this document. Any information provided in this document in this document or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device whose failure to pe

authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-05671 Rev. *E January 8, 2025 Page 82 of 82