

Features

- Small SoM Size: (22,9 x 15,5 x 2,5) x mm (L x W x H) x mm
- Ready to use with only 3.3V power supply
- TrustM for Security
- PSOC62 provides
 - 32-bit Dual CPU Subsystem
 - 150MHz Arm6®-Cortex®.M4F (CM4)
 - 100MHz Cortex M0+ (CM0+)
 - Quad-SPI (QSPI)/Serial Memory Interface (SMIF)
 - Audio Subsystem (PDM/PCM)
 - Flexible Clocking Options (32Mhz and 32kHz on Board)
 - Possible of
 - 5x Full Standard SPI or
 - 6x UART
 - 5x I2C
 - USB2 (with 3V power supply)
 - Debug and Tracing capabilities
- 34 free programmable GPIOs
- Memory Subsystem
 - 2048-KB application flash, 32-KB auxiliary flash (AUXflash), and 32-KB supervisory flash (Sflash); read-while-write (RWW) support. Two 8-KB flash caches, one for each CPU.
- OTA Memory 64Mbit QSPI (SMIF)
- Murata 2GF provides
 - 2,4 / 5 Ghz (Infineon CYW43022, 802.11 a/b/g/n/ac)
 - Bluetooth
- U.FL Antenna Connector



Potential applications

- Industrial Internet of Things (IIOT)
- Sensing
- Preprocessing on the Edge with defined Algorithms
- Connectivity library
- Open Source Firmware with secured connectivity backend and easy Integration and Fleet Management

Product validation

Description

The purpose of this document is to outline the functionality and configuration of the Infineon Industrial Data Connect (IIDC). It offers a brief summary of its various features and instructions for connecting and getting started.

This document is designed for customers who have purchased the IIDC, as well as for solution providers, system integrators, application developers, and product marketers interested in assessing and testing the performance of the Infineon products.

Ordering information

SP006276993. Please contact Infineon IIDC Sales Team.

Table of contents

Features	1
Potential applications	1
Product validation	1
Description	1
Ordering information	2
Table of contents	3
1 Overview	4
1.1 Used Main Components on SoM	4
2 Industrial Data Connect Architecture	6
2.1 Modus Toolbox	6
3 Pinouts	7
3.1 GPIO	10
3.2 Notes	10
4 Electrical Specifications	11
4.1 PSOC 62	11
4.2 Murata 2GF	11
4.3 TrustM	11
4.4 AT25QL641	11
4.5 Device-Level Specifications	12
5 Packaging: tape & reel specification	13
6 Reflow Temperature Profile	14
6.1 Washability	14
References	15
Glossary	17
Revision history	19
Disclaimer	20

1 Overview

1.1 Used Main Components on SoM

There you can find an overview image of the used parts of the IIDC on the SoM. The table xx describes the main parts.




Figure 1

Table 1

Number in figure	Product name	Manufacturer	Function	Description
1	CY8C624AFNI-S2D43T	Infineon	PSoC 62	Main controller

Number in figure	Product name	Manufacturer	Function	Description
2	OPTIGA Trust M SLS_32AIA010ML	Infineon	Security HW Key	
3	64Mbit AT25QL641	Renesas	OTA Memory	
4	NCP115AMX18 0TBG	onSemi	1.8V DCDC	
5	YSX1610SK 32kHz-XTAL	YXC	RTC crystal	
6	NX1612SA 32Mhz XTAL	NDK	PSoC crystal	
7	U.FL-R-SMT-1(10{	Hirose	Antenna connector	
8	LBEE5WV2GF	Murata	Wifi / BLE Module	Wifi Module with BLE functionality

2 Industrial Data Connect Architecture

With our solution you get an complete open source ecosystem developed with ModusToolbox and web technologies to bring your device up and running in no time. You only need to integrate your custom code to handle your software. The secured connectivity is done by Infineon.




Figure 2

2.1 Modus Toolbox

To develop your own solutions. Infineon provides a complete development set with Modus Toolbox at <https://www.infineon.com/design-resources/development-tools/sdk/modustoolbox-software>

3 Pinouts

The Pinouts refer to the main PSOC 6 MCU CY8Cdatasheet specifications. There is the pinout




Figure 3 Raw Pinout out of Altium

SOM PIN	Port Pin @PSOC62	Description/ Function	SCB	Datasheet Page	Alternative Count
20	P12.5	GPIO, AUDIO PDM DATA		18	35
47	P6.7	GPIO, DEBUG SWDCLK			34
46	P6.6	GPIO, DEBUG SWDIO			32
50	P0.4	GPIO, External Input/ WAKEUP	[SCB0]		40
21	P0.5	GPIO, Ext Clock Out	[SCB0]		37
28	P5.0	GPIO, I2S MCLK	[SCB5]		49
53	P5.6	GPIO, I2S RS SDI	[SCB10]		46
25	P5.4	GPIO, I2S RX SCLK	[SCB10]		45
52	P5.5	GPIO, I2S RX WS	[SCB10]		44
29	P5.1	GPIO, I2S TX SCLK	[SCB5]		50
27	P5.3	GPIO, I2S TX_SDO	[SCB5]		48
24	P5.2	GPIO, I2S TX_WS	[SCB5]		43
23	P0.2	GPIO, MAIN I2C	[SCB3]		41
36	P9.2	GPIO, MAIN SPI CLK	[SCB2]		8
44	P9.3	GPIO, MAIN SPI CS	[SCB2]		26
4	P9.1	GPIO, MAIN SPI MISO	[SCB2]		7
5	P9.0	GPIO, MAIN SPI MOSI	[SCB2]		9
41	P1.0	GPIO, MAIN UART RX	[SCB7]		18
10	P1.1	GPIO, MAIN UART TX	[SCB7]		19
16	P11.1	GPIO, SMIF SPI CHIP SELECT 1			28
13	P7.0	GPIO, TRACE CLK			23
42	P6.0	GPIO, UART RX	[SCB3]		22
43	P6.1	GPIO, UART TX	[SCB3]		24
8	P10.5	GPIO,AIN5			15
40	P10.6	GPIO,AIN6			16
12	GND	Ground for SoM			21
15	VCC	MAIN VCC			27
11	XRES	N RESET PIN			20
1	P11.7	SMIF SPI CLK			1
33	P11.6	SMIF SPI DATA 0			2
2	P11.5	SMIF SPI DATA 1			3
34	P11.4	SMIF SPI DATA 2			4
3	P11.3	SMIF SPID DATA 3			5
17	USBM	USB NEGATIVE PORT		16	29
18	USBP	USB POSITIVE PORT		16	31
35	VDD_BKP	VDD BACKUP		VDD Battery Backup	6

SOM PIN	Port Pin @PSOC62	Description/ Function	SCB	Datasheet Page	Alternative Count
45	VUSB	VUSB 3V3		Connect to GND if USB not used	30

3.1 GPIO

Overview of

- Eight drive strength modes:
 - Analog input mode (input and output buffers disabled)
 - Input only
 - Weak pull-up with strong pull-down
 - Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - Open drain with strong pull-up
 - Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL)
- Hold mode for latching previous state (used for retaining the I/O state in system Hibernate mode)
- Selectable slew rates for dV/dt-related noise control to improve EMI
- Every pin can generate an interrupt if enabled; each port has an interrupt request (IRQ) associated with it.
- The port 1 pins are capable of overvoltage-tolerant (OVT) operation, where the input voltage may be higher than VDDD. OVT pins are commonly used with I2C, to allow powering the chip OFF while maintaining a physical connection to an operating I2C bus without affecting its functionality.

3.2 Notes

1. If the USB pins are not used, connect VDDUSB to ground and leave the P14.0/USBDP and P14.1/USBDM pins unconnected.
2. Voltage must be applied to the VDDD pin, and the VDDA pin as noted above, for correct device initialization and operation. If an I/O port is not being used, applying voltage to the corresponding VDDx pin is optional.
3. Battery Connection to V_{BACKUP}




Figure 5

4 Electrical Specifications

There you find the minimum overview of the maximum ratings for the main components used on the module.

We could define an overall data table - this needs to be discussed how to present

4.1 PSOC 62

All specifications are valid for $-40\text{ °C} \leq TA \leq 85\text{ °C}$ and for 1.71 V to 3.6 V except where noted.

Table 3 Absolute Maximum Ratings

SPEC ID#	Parameter	Description	Min	Typ	Max	Units	Details
SID1	V_{DD_ABS}	Analog or digital supply relative to VSS (VSSD = VSSA)	-0.5	-	4	V	
SID2	V_{CCD_ABS}	Direct digital core voltage input relative to VSSD	-0.5	-	1.2	V	
SID3	V_{GPIO_ABS}	GPIO voltage; VDDD or VDDA	-0.5	-	VDD+0.5	V	
SID4	I_{GPIO_ABS}	Current per GPIO	-25	-	25	mA	
SID5	$I_{GPIO_Injection}$	GPIO injection current per pin	-0.5	-	0.5	mA	
SID3A	ESD_HBM	Electrostatic discharge Human Body Model	2200	-	-	V	
SID4A	ESD_CDM	Electrostatic discharge Charged Device Model	500	-	-	V	
SID5A	LU	Pin current for latchup-free operation	-100	-	100	mA	

4.2 Murata 2GF

Table 4 Parameter

Parameter	Minimum	Typical	Maximum	Unit
Operating Voltage	-20	25	+70	°C
Supply Voltage VBAT	3.2	3.6	4.4	V
Supply Voltage VDDIO	1.62	1.8	1.98	V
Peak current VBAT			450	mA

4.3 TrustM

5 Volt tolerant IC

4.4 AT25QL641

Table 5 Operating Ranges

Parameter	Symbols	Conditions	Min	Max	Units
Supply Voltage	V _{CC}	fR=133MhZ (Single/Dual/qSPI) fr = 50Mhz (Read Data 03h)	1.7	2.0	V
Ambient Operating Voltage	TA	Industrial	-40	+85	°C

Table 6 Endurance and Data retentions

Parameter	Conditions	Min	Max	Units
Erase/Program Cycles	4kB block, 32-/64-kB block, or full chip	100,000		Cycles
Data Retention	Full temperature range		20	Years

4.5 Device-Level Specifications

This Table summarizes these specifications, for rapid review of CPU currents under common conditions. Note that the max frequency for CM4 is 150 MHz, and for CM0+ is 100 MHz. IMO and FLL are used to generate the CPU clocks; FLL is not used when the CPU clock frequency is 8 MHz.

Table 7 CPU Current Specifications Summary

Condition	Range	Typ Range	Max Range
LP Mode, VDDD = 3.3 V			
CM4 active, CM0+ sleep, WIFI off/sleep			
CM4 sleep, CM0+ active, WIFI off/sleep			
CM4 sleep, CM0+ sleep			
CM0+ sleep, CM4 off			
tbc.			

5 Packaging: tape & reel specification

All IIDC modules come in a tape & reel package suitable for pick and place machines. Small quantities are delivered as cut-tape. There are 2 kinds of reels available with 100pcs and 500pcs per reel (see section ordering information) Except the number of modules, all parameters are same to booth reel sizes:

- 13" reel size
- 44mm tape width
- tape pocket dimensions 29mm x 19mm x 4mm
- module spacing 24mm
- 2mm hole in the middle of the module body
- 1.5mm tape holes for transport




Figure 6

6 Reflow Temperature Profile

The single most critical stage in the automated assembly process is the reflow stage. The reflow profile shall not exceed the following maximum ratings:

- heating gradients $<3^{\circ}\text{C}/\text{sec}$
- peak zone temperature of the module $<245^{\circ}\text{C}$
- time in peak zone <40 sec.
- time above 220°C <80 sec.

Excessive temperatures, transport times and shocks during the reflow process MUST not be applied to the module.




Figure 7

6.1 Washability

The IIDC modules are wash-resistant, but are not sealed. In-Circuit recommends manufacturing without washing. If washing is needed make sure that a drying time is provided to the modules before applying electrical power. The drying time should be sufficient to allow any moisture that may have migrated into the module to evaporate, thus eliminating the potential for shorting damage during power-up or testing. If the wash contains contaminants, the performance may be adversely affected, even after drying.

References

- [1] Cypress Semiconductor Corporation: PSoC 6 MCU: CY8C62x8, CY8C62xA Datasheet; Revision *R; 2022-10-26; https://confluencewikiprod.intra.infineon.com/spaces/SECOM/pages/2710496944/Datasheet+Secure+Edge+Computing+on+Module?preview=/2710496944/2754538131/Infineon-PSoC_6_MCU_CY8C62X8_CY8C62XA-DataSheet-v18_00-EN.pdf
- [2] Cypress Semiconductor Corporation: CY8CMOD-062S2-43012PSoC 6 (2M) with CYW43012 Carrier Module; Revision 02; 2019-07-31; https://confluencewikiprod.intra.infineon.com/spaces/SECOM/pages/2710496944/Datasheet+Secure+Edge+Computing+on+Module?preview=/2710496944/2754538128/CY8CMOD-062S2-43012_SCHEMATICS_Rev02.pdf
- [3] Infineon Technologies AG: PSoC™ 6 MCU hardware design considerations; Revision *K; 2023-11-01; <https://confluencewikiprod.intra.infineon.com/spaces/SECOM/pages/2710496944/Datasheet+Secure+Edge+Computing+on+Module?preview=/2710496944/2754538164/infineon-an218241-psoc-6-mcu-hardware-design-considerations-applicationnotes-en.pdf>
- [4] Infineon Technologies AG: OPTIGA™ Trust M; SLS 32AIA010MH/S/K/L; Revision 3.40; 2022-06-21; https://confluencewikiprod.intra.infineon.com/spaces/SECOM/pages/2710496944/Datasheet+Secure+Edge+Computing+on+Module?preview=/2710496944/2791822072/OPTIGA_Trust_M_Datasheet_v3.40.pdf
- [5] Infineon Technologies AG PSoC6 Datasheet Pinout conversion to excel to map to IIDC; https://ishare.infineon.com/sites/IPS-SIS/Shared%20Documents/21%20SECoM/04_hw_development/SECOM-Pinout-and-pinout-table/PSoC_6_MCU_CY8C62X8_CY8C62XA-port_function_catalog_convert-from-datasheet.xlsx?d=wd8ca514857ad4d9982d427b21e425bf6
- [6] Murata Manufacturing Co., Ltd.: Type2GF Wi-Fi®+ Bluetooth®Module; Revision 1.0; 2024-07-22; <https://confluencewikiprod.intra.infineon.com/spaces/SECOM/pages/2710496944/Datasheet+Secure+Edge+Computing+on+Module?preview=/2710496944/2791822068/Murata-type2gf-hw-application-note.pdf>
- [7] Murata Manufacturing Co., Ltd.: Type2GF Wi-Fi®+ Bluetooth®Module; Revision 5; 2025-03-31; https://confluencewikiprod.intra.infineon.com/spaces/SECOM/pages/2710496944/Datasheet+Secure+Edge+Computing+on+Module?preview=/2710496944/2791822067/Murata-type2gf-Datasheet_20250703.pdf
- [8] Renesas Electronics Corporation: SPI Serial Flash Memory with Dual I/O, Quad I/O, QPI Support; Revision H; 2023-04; https://confluencewikiprod.intra.infineon.com/spaces/SECOM/pages/2710496944/Datasheet+Secure+Edge+Computing+on+Module?preview=/2710496944/2791822070/REN_DS_AT25QL641_130H_042023_DST_20230426_2-3075705.pdf
- [9] ON Semiconductor Corporation: LDO Regulator – High PSRR, 300 mA, NCP115; Revision 6; 2024-06; <https://confluencewikiprod.intra.infineon.com/spaces/SECOM/pages/2710496944/Datasheet+Secure+Edge+Computing+on+Module?preview=/2710496944/2791822069/NCP115-D.PDF>
- [10] SiTime Corporation: 20 ppm, Ultra-Low Power 32.768 kHz Quartz XTAL Replacement; Revision 1.4; 2018-3-20; <https://confluencewikiprod.intra.infineon.com/spaces/SECOM/pages/2710496944/Datasheet+Secure+Edge+Computing+on+Module?preview=/2710496944/2791822071/SIT1533AI-H4-DCC-32.768E.pdf>
- [11] In-Circuit GmbH: radinot 40 DW 1000; Datasheet; Version A001; 2023-04-11; https://confluencewikiprod.intra.infineon.com/spaces/SECOM/pages/2710496944/Datasheet+Secure+Edge+Computing+on+Module?preview=/2710496944/2859283893/305000165A_radino40_DW1000.pdf

[12] Drawing references:

<https://ishare.infineon.com/sites/IPS->

[SIS/Shared%20Documents/21%20SECoM/04_hw_development/Datasheet/01 Drawings](https://ishare.infineon.com/sites/IPS-SIS/Shared%20Documents/21%20SECoM/04_hw_development/Datasheet/01_Drawings)

Glossary

AA

active authentication (AA)

AAUI

application activation user interface (AAUI)

AC

alternating current (AC)

AC

access control (AC)

ACLB

advanced contactless bridge (ACLB)

The ACLB interface is used to connect the security controller acting in the role of contactless IC (CIC) to an external analog contactless frontend (ACF), both together forming (part of) a “Boosted NFC” system. The data exchange via the ACLB interface is based on symbol level.

API

Application Programming Interface (API)

BDT

buffered data transfer (BDT)

The controller is in a low-power state while a communication peripheral transfers data to or from an I/O buffer.

BER

basic encoding rules (BER)

BIST

built-in self-test (BIST)

A mechanism that permits the chip to test itself.

FOTA

Firmware-over-the-air-update (FOTA)

HAL

Hardware Abstraction Layer (HAL)

HSM

Hardware Security Module (HSM)

MCU

Microcontroller Unit (MCU)

SoM

System-on-Module (SoM)

Revision history

Document revision	Date	Description of changes
0.1	2025-11-12	Initial version

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2025-11-12

Published by

**Infineon Technologies AG
81726 Munich, Germany**

**© 2026 Infineon Technologies AG
All Rights Reserved.**

Do you have a question about this document?

Email:
erratum@infineon.com

Document Reference Number

Important notice

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability.

Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury. However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer.

Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software.

If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited. For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit <https://www.infineon.com>