REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
01	ALPHA RELEASE	12/07/13	VRNK
02	BETA RELEASE	01/13/14	VRNK
03	PRODUCTION RELEASE	03/25/14	VRNK
04	PRODUCTION RELEASE	04/11/14	VRNK



DRILL CHART: PSoC4-S0				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
•	8.0	+0.0/-0.0	PLATED	112
•	10.0	+3.0/-10.0	PLATED	117
•	28.0	+3.0/-3.0	PLATED	5
○	40.0	+3.0/-3.0	PLATED	61
○	43.0	+3.0/-3.0	PLATED	6
⊡	125.0	+3.0/-3.0	NON-PLATED	4
▭	74.799x27.598	+3.0/-3.0	PLATED	2

NOTES:(UNLESS OTHERWISE SPECIFIED)

1. RoHS COMPLIANT CERTIFICATION OR MATERIAL DECLARATION REQUIRED
2. MATERIAL:
   A. IS410 OR EQUIVALENT. MATERIAL MUST CONFORM TO UL94V-0.
   B. USE HTE COPPER, AS SPECIFIED IN THE CROSS SECTION DIAGRAM
   C. OVERALL METAL TO METAL THICKNESS AS SPECIFIED IN THE CROSS SECTION
3. DRILLING:
   A. DIAMETERS IN DRILL TABLE ARE FINISHED HOLE SIZES +/-.003 tol. UNLESS OTHERWISE SPECIFIED IN DRILL TABLE.
   B. TEARDROP ALLOWED ON ENTRY OF VIA ON EVERY TRACE LAYER.
4. PLATING:
   COPPER PLATING IN THRU-HOLES .001 min.
5. MARKING:
   A. SILKSCREEN IN WHITE NON-CONDUCTIVE EPOXY INK ON PRIMARY SIDE OF THE BOARD OR BOTH SIDES IF APPLICABLE.
   B. FABRICATOR TO PLACE DATE CODE AND LOGO ON SECONDARY SIDE IN ETCH (PREFERRED) OR SILKSCREEN.
6. FINAL FABRICATION:
   A. SOLDRMASK PRIMARY AND SECONDARY SIDE OF BOARD USING LIQUID PHOTOIMAGABLE MASK MATERIAL OVER BARE COPPER. PER IPC-SM-840. MASK ARTWORKS PROVIDED ARE 1:1. SOLDERMASK COLOR **RED**
7. FINISH:
   A. SHALL BE ELECTROLYTIC NICKEL/GOLD. ELECTROLESS NIKEL / IMMERSION GOLD. (ENIG)
   B. NICKEL THICKNESS: 100-200 MICROINCHES.
   C. GOLD THICKNESS: 3-10 MICROINCHES.
8. BOARDS SHALL BE PURCHASED FROM UL RECOGNIZED VENDORS ONLY AND SHALL BE MARKED IN COPPER ON SECONDARY SIDE OF BOARD WITH VENDORS UL IDENT. FLAMABILITY RATING (94-V0), DATE CODE (WWYY), AND RoHS COMPILANT SYMBOL.
9. MANUFACTURE BOARD TO BE IN ACCORDANCE WITH PERFORMANCE STANDARD IPC-6011/6012 CLASS 2 BOARD TO BE INSPECTED PER IPC-600-A CLASS 2.
10. MAXIMUM WRAP OR TWIST SHALL NOT EXCEED .007 in/in.
11. TESTING:
   A. FABRICATOR TO ADD TEST STRUCTURES OR CUPONS AS NEEDED.
   B. T-LINE IMPEDENCE TO BE TESTED OR GUARANTEE WITHIN 10% IF SPECIFIED IN THE CROSS SECTION. TOLERANCE TO BE +/-10% UNLESS OTHERWISE SPECIFIED.



NOTE: 9 MIL 16 MIL SPACING TRACES ON LAYER 1 DIFFERENTIAL IMPEDANCE CONTROLLED TO 90 OHMS +/- 10% TESTED

UNLESS OTHERWISE SPECIFIED	SIGNATURES		DATE
DIMENSIONS ARE IN INCHES	DRAWN	PRAO	04/11/14
TOLERANCES ON; ANGLES +/- 2°	CHECKED	VRNK	04/11/14
2 PL DECIMALS +/- .010	ENGRG	VRNK	04/11/14
3 PL DECIMALS +/- .005	ISSUED		
THIRD ANGLE PROJECTIONS			

CYPRESS PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTAL, PROPRIETARY INFORMATION THAT IS CYPRESS SEMICONDUCTOR PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY CYPRESS.

CYPRESS SEMICONDUCTOR
198 CHAMPION COURT
SAN JOSE, CA 95134
(408) 943-2600

FABRICATION DRAWING
CY8CKIT-040 PSoC 4000 PIONEER KIT

SIZE	FSCM NO	DWG NO	REV
C		610-60179-01	04
SCALE: 1/1		SHEET: 1 OF 1	



600-60187-01 REV04 PRIMARY SIDE



600-60187-01 REV04 GROUND LAYER



600-60187-01 REV04 POWER PLANE



600-60187-01 REV04 SECONDARY SIDE



600-60187-01 REV04 PRIMARY SILKSCREEN



600-60187-01 REV04 SECONDARY SILKSCREEN