
REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
**	RELEASE FOR MANUFACTURING	09/09/04	SYK
*A	ADDED J16,J17&R67. CHANGED LAYER STACK UP DETAIL.	10/04/04	SYK



PRIMARY SIDE

UNLESS OTHERWISE SPECIFIED	SIGNATURES	DATE
DIMENSIONS ARE IN INCHES		
TOLERANCES ON: ANGLES +/- 2°		
2 PL DECIMALS +/- .010	DRAWN ZMK	09/09/04
3 PL DECIMALS +/- .005	CHECKED AEJ	09/09/04
THIRD ANGLE PROJECTIONS	ENGRG SYK	09/09/04
	ISSUED	


CYPRESS PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTAL, PROPRIETARY INFORMATION THAT IS CYPRESS SEMICONDUCTOR PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY CYPRESS.

CYPRESS SEMICONDUCTOR
15050 Avenue of Science
San Diego, CA 92128
(858) 613-7931

ASSEMBLY DRAWING AT2LP DEVELOPMENT KIT BOARD

SIZE	FSCM NO	DWG NO	REV
C		121-26500	*A

SCALE: 1/1 SHEET: 1 OF 2



SECONDARY SIDE

CYPRESS SEMICONDUCTOR
15050 Avenue of Science
San Diego, CA 92128
(858) 613-7931

ASSEMBLY DRAWING AT2LP DEVELOPMENT KIT BOARD

SIZE	FSCM NO	DWG NO	REV
C		121-26500	*A

SCALE: 1/1 | SHEET: 2 OF 2