Customer training workshop 32-bit Arm® Cortex®-M7 microcontroller XMC7000 - Nonvolatile Memory Programming



Target products


› Target product list for this training material:

Family category	Series	Code flash memory size
XMC7200	XMC7200-8M	Up to 8384 KB
XMC7100	XMC7100-4M	Up to 4160 KB

Copyright © Infineon Technologies AG 2022. All rights reserved.

XMC7200 - 8M family

Introduction to XMC7200 - 8M




Hint Bar

Review TRM chapter 35 for additional details

Copyright © Infineon Technologies AG 2022. All rights reserved.

XMC7100 - 4M family

Introduction to XMC7100 - 4M



Hint Bar

Review TRM chapter 35 for additional details

Copyright © Infineon Technologies AG 2022. All rights reserved.

NVM programming overview

- NVM programming supports flash-specific operations including:
  - Erase, Program, Normal access restrictions in SFlash[1], and storing public key
- XMC7000 supports programming through DAP, Cortex®-M7, and Cortex®-M0+
- eFuse memory
  - eFuse memory consists of a set of eFuse bits
  - Some eFuse bits store fixed device parameters, including factory trim settings, life-cycle stages, DAP security settings, and encryption keys
  - Limited set of eFuse bits are available for customer use

Hint Bar

Review TRM chapter 35 for XMC7000

[1] Supervisory flash

Copyright © Infineon Technologies AG 2022. All rights reserved.

eFuse memory overview

- eFuse bits can be programmed (or “blown”) in a manufacturing environment
  - eFuse bits cannot be programmed on the field
- Multiple eFuses can be read at the bit- or byte-level through an SROM call
  - An unblown eFuse reads as logic 0 and a blown eFuse reads as logic 1
  - There are no hardware connections from eFuse bits to elsewhere in the device
- There are 1024 eFuse bits, of which 192 are available for custom purposes

Hint Bar

Review TRM chapter 35.6 for XMC7000

Review DS of XMC7100 and XMC7200

Copyright © Infineon Technologies AG 2022. All rights reserved.

Flash programming operations for XMC7000


- Flash programming operations are implemented as system calls
- System calls are executed inside Cortex®-M0+ (CM0+) IRQ0
- System calls can be performed by CM0+, CM7_0, CM7_1, or DAP
  - Each has a reserved IPC structure through which it can request CM0+ to perform a system call

For user programming

System calls can be made from the CM0+ or CM7_0 or CM7_1 at any point during code execution

For debugger and programmer

When the debug interface is acquired, the boot ROM enters busy-wait loop and waits for commands issued by the DAP



All operations to flash memory are done through the CM0+ (whether from the DAP or from the CPU)

Hint Bar

Review TRM chapter 35

Copyright © Infineon Technologies AG 2022. All rights reserved.

SROM API library (1/3)

No.	System Call	Opcode	Description	Access Allowed		
				Normal[1]	Secure	Dead
1	BlankCheck	0x2A	Performs blank check on the addressed Work Flash	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
2	BlowFuseBit	0x01	Blows an eFuse bit	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2]	
3	CheckFactoryHash	0x27	Generates the FACTORY_HASH as per TOC1 and compares with the FACTORY1_HASH fuses	CM0+, Main CPU[2], DAP		
4	CheckFMStatus	0x07	Returns the status of the flash operation	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
5	Checksum	0x0B	Calculates the checksum of a flash region	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
6	Compute Basic Hash	0x0D	Computes the hash value of a flash region	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
7	ConfigureFMInterrupt	0x08	Configures the flash macro interrupt	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
8	DirectExecute	0x0F	Directly executes code located at a configurable address	DAP		
9	EraseAll	0x0A	Erases all flash	CM0+, Main CPU[2], DAP		DAP

Hint Bar

Review TRM chapter 35

Table 35-2

Refer to the Device Security training section for additional details about Normal/Secure/Dead for Access Allowed

[1] Refer to TRM chapter 14 (Chip Operational Modes)
[2] The main CPU refers to CM7 CPU in the MCU.

Copyright © Infineon Technologies AG 2022. All rights reserved.

SROM API library (2/3)

No.	System Call	Opcode	Description	Access Allowed		
				Normal[1]	Secure	Dead
10	EraseResume	0x23	Resumes a suspended erase operation	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
11	EraseSector	0x14	Erases a flash sector	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
12	EraseSuspend	0x22	Suspends an ongoing erase operation	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
13	GenerateHash	0x1E	Returns the truncated SHA-256 of the Flash boot programmed in SFlash	CM0+, Main CPU[2], DAP		
14	SwitchOverRegulators[3]	0x11	Switches between REGHC and linear regulators	CM0+	CM0+	
15	ConfigureRegulator[4]	0x15	Configures high-current regulator (REGHC) for devices that include REGHC, or PMIC for devices that use PMIC control without REGHC	CM0+	CM0+	
16	ProgramRow	0x06	Programs the addressed flash page	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
17	ProgramWorkFlash	0x30	Programs the addressed work flash page	CM0+, Main CPU2, DAP	CM0+, Main CPU2, DAP	CM0+, Main CPU[2], DAP
18	ReadFuseByte	0x03	Reads addressed eFuse byte	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	
19	ReadFuseByteMargin	0x2B	Reads addressed eFuse byte marginally	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	

[1] Refer to TRM chapter 14 (Chip Operational Modes)
2 The main CPU refers to CM7_0, CM7_1 CPU in the MCU.

Hint Bar

Review TRM chapter 35 Table 35-2

Refer to the Device Security training section for additional details about Normal/Secure/Dead for Access Allowed

Copyright © Infineon Technologies AG 2022. All rights reserved.

SROM API library (3/3)

No.	System Call	Opcode	Description	Access Allowed		
				Normal[1]	Secure	Dead
20	ReadSWPU	0x2C	Reads the identified SWPU from SRAM	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	
21	ReadUniqueID	0x1F	Reads the unique ID of the die from flash	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
22	SetEnforcedApproval	0x2E	Sets the EnforcedApproval bit in SRAM	CM0+	CM0+	CM0+
23	SiliconID	0x00	Returns Family ID, Revision ID, Silicon ID, and protection state	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
24	SoftReset	0x1B	Provides system reset or Main CPU[2] only reset	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
25	TransitiontoRMA	0x28	Converts parts from SECURE to RMA life-cycle stage	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	
26	TransitiontoSecure	0x2F	Converts parts to Secure life-cycle stage	CM0+, Main CPU[2], DAP		
27	WriteRow	0x05	Programs SFlash	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP
28	WriteSWPU	0x2D	Updates the identified SWPU in SRAM	CM0+, Main CPU[2], DAP	CM0+, Main CPU[2], DAP	
29	DebugPowerUpDown[3]	0x12	Enables/disables CM7 debugging	CM0+, DAP	CM0+, DAP	CM0+, DAP
30	LoadRegulatorTrims[4]	0x16	Sets proper trims to PWR_TRIM_HT_PWRSYS_CTL	CM0+	CM0+	

Hint Bar

Review TRM chapter 35 Table 35-2

Refer to the Device Security training section for additional details about Normal/Secure/Dead for Access Allowed

[1] Refer to TRM chapter 14 (Chip Operational Modes)
[2] The main CPU refers to CM4 or CM7 CPU in the MCU.
[3] DebugPowerUpDow is only for XMC7000
[4] LoadRegulatorTrims is only for XMC7000

Copyright © Infineon Technologies AG 2022. All rights reserved.

API summary (1/4)

No.	System Call	Summary
1	BlankCheck	Performs blank check on the addressed Work Flash.
2	BlowFuseBit	Blows the addressed eFuse bit. The read value of a blown eFuse bit is ‘1’.
3	CheckFactoryHash	Generates FACTORY_HASH as per TOC1 and compares with the FACTORY1_HASH fuses.
4	CheckFMStatus	Returns the status of the flash operation.
5	Checksum	Reads either the whole flash or a row of flash, and returns the sum of each byte read.
6	ComputeBasicHash	Generates the hash of the flash region provided using the formula: H(n+1) = {H(n)*2+Byte}% 127; where H(0) = 0 This function returns an invalid address status if called on an out-of-bound flash region.
7	ConfigureFMInterrupt	Configures the flash macro interrupt. The functionalities provided are: - Set interrupt mask - Clear interrupt mask - Clear interrupt
8	DirectExecute	Directly executes code located at a configurable address. API is allowed in VIRGIN state. In NORMAL state, API is allowed only if the corresponding DIRECT_EXECUTE_DISABLE bit (in SFlash[1]/eFuse) is 0[2].

Hint Bar

Review TRM chapter 35.4

[1] Supervisory flash.
[2].The ROM code copies the DAP attributes into CM0+ before executing the API. After API execution, CM0+ retains DAP’s PC and attribute.

Copyright © Infineon Technologies AG 2022. All rights reserved.

API summary (2/4)

No.	System Call	Summary
9	EraseAll	Erases the entire flash macro that is specified. This API will erase only the Code Flash. The API returns a fail status if the user does not have write access to flash based on the SMPU settings.
10	EraseResume	Resumes a suspended erase operation.
11	EraseSector	Starts an erase operation on a specified sector and cannot be called on SFlash[1].
12	EraseSuspend	Suspends an ongoing erase operation. Do not read from a suspended sector. The Program Row API function returns an error if invoked on the suspended sector.
13	GenerateHash	Returns the truncated SHA-256 of the flash boot programmed in SFlash and optionally includes the public key and other objects as indicated in the Table of Contents (TOC). Gets the flash boot size from TOC. Typically, this function will be called to check if the HASH blown into eFuse matches with what the ROM boot expects it to be.
14	SwitchOverRegulators	Switch between the high-current regulator (REGHC or PMIC without REGHC) required to run CM7 and the linear regulator (LDO). It should be called to switch from LDO to REGHC before enabling CM7. The Configure Regulator system call should be called before using this function.
15	ConfigureRegulator	Configure the high-current regulator (REGHC) for devices that include REGHC, or PMIC for devices that use PMIC control without REGHC. It should be called to configure the desired regulator only once before switching to the regulator using the Switch Over Regulators system call.
16	ProgramRow	Programs the addressed flash page (Code Flash, Work Flash, or User SFlash[1]). The user must provide the data to be loaded and the flash address to be programmed. The flash page should be in the erased state. Any system call using Flash Programming cannot be aborted or cancelled.

Hint Bar

Review TRM chapter 35.4

[1] Supervisory flash.

Copyright © Infineon Technologies AG 2022. All rights reserved.

API summary (3/4)

No.	System Call	Summary
17	ReadFuseByte	Returns the value of an eFuse. The read value of a blown eFuse bit is ‘1’ and that of an unblown eFuse bit is ‘0’. This API inherits the client protection context.
18	ReadFuseByteMargin	Returns the eFuse contents of the addressed byte read marginally. The read value of a blown eFuse bit is ‘1’ and that of an unblown eFuse bit is ‘0’. This API inherits the client’s protection context.
19	ReadSWPU	Reads the identified SWPU from SRAM. The PU ID is based on the storage of SWPU in SFlash. Only one contiguous SWPU will index in SFlash even though there are two physically separate storage areas.
20	ReadUniqueID	Returns the unique ID of the die from SFlash.
21	SetEnforcedApproval	Sets the EnforcedApproval bit in SRAM. EnforcedApproval bit is stored in PC1 private SRAM. If this bit is set, the API checks for a supervised marker.
22	SiliconID	Returns a 12-bit family ID, 16-bit silicon ID, 8-bit revision ID, and the current protection state.
23	SoftReset	Resets the system by setting the CM0+ AIRCR system reset bit. This will result in a system-wide reset except for debug logic. This API can also be used to selectively reset just the CM7_0/CM7_1 cores based on ‘type’ parameter. CM7_0/CM7_1 should be in DeepSleep mode when it resets selectively.
24	TransitiontoRMA	Converts parts from SECURE or SECURE WITH DEBUG to the RMA life-cycle stage.

Hint Bar

Review TRM chapter 35.4

[1] Supervisory flash

Copyright © Infineon Technologies AG 2022. All rights reserved.

API summary (4/4)

No.	System Call	Summary
25	TransitiontoSecure	Validates the FACTORY_HASH and programs SECURE_HASH, secure access restrictions, and dead access restrictions into eFuse. Programs secure or secure with debug fuse to transition to SECURE or SECURE with DEBUG life-cycle stage. Only allowed in NORMAL_PROVISIONED stage.
26	WriteRow	Programs flash. User must provide data to be loaded and flash address to be programmed. This API can be called only on SFlash[1]. Performs pre-program, erase, and then programs the flash page with contents provided in SRAM.
27	WriteSWPU	Updates the identified SWPU in SRAM if the client has appropriate access. The PU ID is based on the storage of SWPU in SFlash. Only one contiguous SWPU indexes in SFlash even though there are two physically separate storages.
28	DebugPowerUpDown	Used for handling the power transitions of CM7_0/1 power domains to properly connect/disconnect debug probe to/from the device.
29	LoadRegulatorTrims	Used to adapt the output voltage for internal regulators during handover.
30	OpenRMA	Enables full access to the device in the RMA life-cycle stage upon successful execution

Hint Bar

Review TRM chapter 35.4

[1] Supervisory flash

Copyright © Infineon Technologies AG 2022. All rights reserved.

Example of flash memory operation with API (1/2)

- Use case
  - Flash erase by CM7 master using the Erase All API
    - CM7 requests a system call to CM0+
    - API parameters are passed using IPC
    - Erase All API parameters are as follows

Master (CM7) Setting Parameters of Erase All API

Address	Value to be Written	Description
IPC_DATA0 Register		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address
SRAM_SCRATCH_ADDR		
Bits [31:24]	0x0A	Erase All opcode
Bits [23:0]	0xXXXXXX	Not used

Return of API Execution Result from CM0+

Address	Value to be Written	Description
SRAM_SCRATCH_ADDR		
Bits [31:28]	0xA = SUCCESS 0xF = ERROR	
Bits [27:0]	Error Code	A failure status is indicated by 0xF00000XX

Hint Bar

Review TRM chapter 35


Refer to the Inter-processor Communication training section for additional IPC details

Copyright © Infineon Technologies AG 2022. All rights reserved.

API operation (1/3)

- Steps to activate Erase All API flow
  - SRAM_SCRATCH_ADDR = 0x08010000[1]
  - Erase All opcode = 0x0A000000

1. Acquire a lock
2. Write the opcode of Erase All to SRAM_SCRATCH_ADDR
3. Write SRAM_SCRATCH_ADDR to DATA0
4. Generate notification event by writing to the IPC_NOTIFY register
5. Wait to be released by the IPC by polling the IPC_RELEASE register or RELEASE event




[1] Allocate four words as SRAM scratch region by CM7 user code.

Copyright © Infineon Technologies AG 2022. All rights reserved.

API operation (2/3)

- Steps to execute API flow of Erase All API
  - Execution of API is performed by CM0+
  - SRAM_SCRATCH_ADDR area is used as Status code after reading opcode

1. Detect API notification event
2. Read SRAM_SCRACH_ADDR (0x08010000) from DATA0
3. Read the opcode (0x0A000000) from SRAM_SCRATCH_ADDR (0x08010000)
4. If opcode is unknown, write the failure code to SRAM_SCRATCH_ADDR (0x08010000)
5. Write the progress code to SRAM_SCRATCH_ADDR (0x08010000)
6. Execute Erase All
7. If the result is fail, write the failure code to SRAM_SCRATCH_ADDR (0x08010000)
8. Write the success code to SRAM_SCRATCH_ADDR (0x08010000)
9. Generate a release event by writing to the IPC_RELEASE register



[1] Allocate four words as SRAM scratch region by CM7 user code.

Copyright © Infineon Technologies AG 2022. All rights reserved.


Use case:

API operation (3/3)

- Closed API flow of Erase All-API
- SRAM_SCRATCH_ADDR = 0x08010000[1]
  - Erase All opcode = 0x0A000000
  - SRAM_SCRATCH_ADDR area is stored in Status code

1. Detect API release event
2. Read the Status from DATA0
3. If the status code is failure, transfer to Fail operation and end API
4. If the status code is success, the API ends normally

- Release event can also be reported as an interrupt



[1] Allocate four words as SRAM scratch region by CM7 user code.

Copyright © Infineon Technologies AG 2022. All rights reserved.

Example of flash memory operation with API (2/2)

- Use case
  - Program operation by CM7 using the Program Row API
    - CM7 requests a system call to CM0+
    - API parameters are passed using IPC
    - Program Row API parameters are as follows
  - The example shows write operation with 64-bit test data (0x55AA55AA x 2) into code flash

Master (CM7) Setting Parameters of Program Row API

Address	Value to be Written	Description
IPC_DATA0 Register		
Bits [31:0]	SRAM_SCRATCH_ADDR	SRAM address where the API parameters are stored. This must be a 32-bit aligned address
SRAM_SCRATCH_ADDR		
Bits [31:24]	0x06	Program Row opcode
Bits [7:0]	0xXXXXXX	Not used

Return of API Execution Result from CM0+

Address	Value to be Written	Description
SRAM_SCRATCH_ADDR		
Bits [31:28]	0xA = SUCCESS/Program command ongoing in background0xF = ERROR	
Bits [27:0]	Error Code	A failure status is indicated by 0xF00000XX

Hint Bar

Review TRM chapter 35

Refer to the Inter-processor Communication training section for additional IPC details


Copyright © Infineon Technologies AG 2022. All rights reserved.

Use case:

API operation (1/3)

- Steps to activate Program Row API flow
  - SRAM_SCRATCH_ADDR = 0x08010000[1]
  - Program Row opcode = 0x06000000

1. Acquire a lock
2. Write the opcode of Program row/Data size/Flash address/SRAM_SCRATCH_DATA_ADDR to SRAM_SCRATCH_ADDR
   Write the 32-bit data (0x55AA55AA) to data[0]
   Write the 32-bit data (0x55AA55AA) to data[1]
3. Write SRAM_SCRATCH_ADDR to DATA0
4. Generate notification event by writing to the IPC_NOTIFY register
5. Wait to be returned success status (0xA)




[1] Allocate four words as SRAM scratch region by CM7 user code.

Copyright © Infineon Technologies AG 2022. All rights reserved.

API operation (2/3)

- Steps to execute Program Row API flow
  - Execution of API is performed by CM0+
  - SRAM_SCRATCH_ADDR area is used as status code after reading opcode

1. Detect API notification event
2. Read the SRAM_SCRACH_ADDR (0x08010000[1]) from DATA0
3. Read the opcode (0x06000000) from SRAM_SCRATCH_ADDR (0x08010000)
4. If opcode is unknown, write the failure code to SRAM_SCRATCH_ADDR (0x08010000)
5. Execute Program Row
6. If the result is fail, write the failure code to SRAM_SCRATCH_ADDR (0x08010000)
7. Write the success code to SRAM_SCRATCH_ADDR (0x08010000)
8. Generate a release event by writing to the IPC_RELEASE register



[1] Allocate four words as SRAM scratch region by CM7 user code.


Copyright © Infineon Technologies AG 2022. All rights reserved.

API operation (3/3)

- Closed API flow of Program Row API
  - SRAM_SCRATCH_ADDR = 0x08010000[1]
  - Program Row opcode = 0x06000000
  - SRAM_SCRATCH_ADDR area is stored in Status code

1. Detect API release event
2. If the status code is failure, transfer to Fail operation and end API
3. If the status code is success, API ends normally

- Release event can also be reported as an interrupt



[1] Allocate four words as SRAM scratch region by CM7 user code.

Copyright © Infineon Technologies AG 2022. All rights reserved.



Part of your life. Part of tomorrow.

Copyright © Infineon Technologies AG 2022. All rights reserved

Revision history

Revision	ECN	Submission Date	Description of Change
**	7769088	2022-06-01	Initial release

Copyright © Infineon Technologies AG 2022. All rights reserved.