XENSIV™ Digital temperature sensor

Key benefits & features

The benefits and features of XENSIV™ AS6221T are listed below:

Table 1 Added value of using AS6221T

Benefits	Features
High measurement accuracy	± 0.09°C (20°C to 42°C)
Low power consumption	6 µA @ Operation (typical, @ 4 Hz) 0.1 µA @Standby (typical)
Supply voltage range	1.71 - 1.98 V (0°C to 60°C)
Small PCB footprint	1.5 mm x 1 mm (WLCSP)
NIST traceable	Trace code on each device to allow full traceability

Applications

- Fitness/health wristbands
- Personal computers
- Wearables
- HVAC
- Replacement of PTCs
- Electronic equipment
  - Tablets
  - Convertibles
  - Laptop

General description

The AS6221T IC is a high accuracy digital temperature sensor system that communicates via a 2-wire digital bus with other devices. It consists of a Si bandgap temperature sensor, an ADC and a digital signal processor.

This sensor is especially designed to be used in applications where a high measurement accuracy is needed, for example measuring the skin temperature. Beside these applications, it can also be used to replace PTC resistors.

The high temperature accuracy and an ultra-low power consumption (low operation and quiescent current) makes the AS6221T ideally suited for mobile/battery powered applications.

The AS6221T is an easy to integrate and use solution, featuring a factory-calibrated sensor, integrated linearization and the possibility to use 8 different I^2C addresses, enabling the use of eight AS6221T devices on one bus.

Additionally, the AS6221T temperature sensor system features an alert functionality, which triggers e.g. an interrupt to protect devices from excessive temperatures.

The AS6221T production test setup is calibrated according to NIST and the verification equipment is calibrated by an ISO/IEC-17025 accredited laboratory.

Table of contents

Key benefits & features . . . 1
Applications . . . 1
General description . . . 1
Table of contents . . . 2
1 Block diagram . . . 4
2 Ordering information . . . 5
3 Pin assignment . . . 6
3.1 Pin diagram . . . 6
3.2 Pin description . . . 6
4 Absolute maximum ratings . . . 7
5 Operating conditions . . . 8
5.1 Analog system parameters . . . 8
5.2 Digital system parameters . . . 9
5.3 Thermal information . . . 10
6 Register description . . . 11
6.1 Register overview . . . 11
6.1.1 Index register . . . 11
6.2 Detailed register description . . . 12
6.2.1 Configuration register (Address 0x1) . . . 12
6.2.2 Alert bit . . . 12
6.2.3 Conversion rate bits . . . 13
6.2.4 Sleep mode . . . 14
6.2.5 Interrupt mode . . . 14
6.2.6 Polarity bit . . . 15
6.2.7 Consecutive faults . . . 15
6.2.8 Single shot conversion . . . 16
6.2.9 High and low limit registers . . . 16
6.2.10 Temperature register (Address 0x0) . . . 18
6.3 Serial interface . . . 20
6.3.1 Bus description . . . 20
6.3.2 Data interface . . . 20
6.3.3 Bus address . . . 20
6.3.4 Read/write operation . . . 21
6.3.5 Slave operation . . . 21
6.3.6 Slave receiver mode . . . 21
6.3.7 Slave transmitter . . . 22
6.3.8 Alert function . . . 22

6.3.9 High-speed mode . . . 22
6.3.10 General call . . . 22
6.3.11 Start byte . . . 22
6.3.12 Timeout function . . . 23
6.3.13 Bus conditions . . . 23
6.3.14 Timing characteristics . . . 24
6.3.15 Timing diagrams . . . 25
7 Application information . . . 27
7.1 External components . . . 29
8 Package drawings & markings . . . 30
Revision history . . . 32
Disclaimer . . . 33

1 Block diagram

The functional blocks of this device are shown below:




Figure 1 Functional blocks of AS6221T

In Figure 1, the functional blocks are depicted. The sensing element for sensing the temperature is a Si bipolar transistor. The analog signal of the sensing element is converted into a digital signal by the A/D converter and the signal is further processed by a digital signal processor and written into the registers. The registers can be accessed via the serial bus interface (I^2C bus).

2 Ordering information

Product type (Infineon)	Product type (ams)	Ordering code	Package	Marking	Delivery form	Delivery quantity
AS6221T-AWLM-S-WLP	AS6221T-AWLM	SP006310493	WLCSP	AS622T	Tape & Reel	500 pcs/reel
AS6221T-AWLT-S-WLP	AS6221T-AWLT	SP006310495	WLCSP	AS622T	Tape & Reel	12000 pcs/ reel

3 Pin assignment

3.1 Pin diagram




Figure 2 Pin assignment WLCSP

In Figure 2, the pin assignment of the WLCSP package is shown. The viewing side is from the top. The A1 pin is also marked with a point on the top side.

3.2 Pin description

Table 2 Pin description of AS6221T (WLCSP)

Pin number	Pin name	Pin type[1)]	Description
A1	SDA	DIO_SOD	Serial interface data
A2	SCL	DI_S	Serial interface clock
B1	VDD	S	Positive supply voltage
B2	VSS	S	Ground pin
C1	ADD0	DI_S	Address select 0
C2	ALERT/ADD1	DIO_SOD	Alert output and address select 1

1) Explanation of abbreviations:
- S = Supply
- Dl_S = Digital Schmitt trigger input
- DIO_SOD = Digital Schmitt trigger input/Open drain output

In Table 2, the pins of AS6221T are described. External pull-up resistors (to VDD) are necessary for the pins "SDA" and "SCL".

The pin "ADD0" must not be left unconnected (refer to section Bus address for further details).

The pin "ALERT/ADD1" is used to set the I^2C address and has the additional functionality of triggering an interrupt. In case this ALERT functionality is used, a pull-up resistor (to VDD) is necessary. If this functionality is not used it must be connected to VSS or SCL, depending on the selected I^2C address (refer to section Bus address for further details). It must not be left unconnected.

4 Absolute maximum ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3 Absolute maximum ratings of AS6221T

Symbol	Parameter	Min.	Max.	Unit	Comments
Electrical parameters					
V_{DD} / V_{SS}	Supply voltage to VSS	-0.3	4	V	Reference to VSS
VDIO	IO pin voltage	-0.3	4	V	Reference to VSS
I_SCR	Input current (latch up immunity)	-100	100	mA	According to JESD78E
Electrostatic discharge					
ESD_{HBM}	Electrostatic discharge HBM	±2000		V	JS-001-2023
ESD_{CDM}	Electrostatic discharge CDM	±500		V	JS-002-2022
Temperature ranges and storage conditions					
T_A	Operating ambient temperature	-40	125	°C	
T_J	Operating junction temperature	-40	125	°C	
T_{STRG}	Storage temperature range	-55	125	°C	
T_{BODY}	Package body temperature		260	°C	IPC/JEDEC J-STD-020 [1)]
R_{HNC}	Relative humidity (non- condensing)	5	85	%	
MSL	Moisture sensitivity level	1			Unlimited floor lifetime

1) The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 “Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices”.

5 Operating conditions

The AS6221T is a complete sensor system that has an integrated sensing element, the analog frontend, the A/D converter and the digital signal processing part.

The digital signal processing part consists of the signal processor, the registers and the serial bus interface.

5.1 Analog system parameters

Table 4 Analog system parameters of AS6221T

Parameter	Symbol	Min.	Typ	Max.	Unit	Note
Supply voltage	VDD	1.71	1.8	1.98	V	T = 0°C to 60°C
Temperature range	T	0		60	°C	
Standby current consumption	IDD_stdby		0.1	0.7	µA	T = 0°C to 45°C
				1.5		T = 45°C to 60°C
Current consumption (4 conversions/s)	IDD_active		6	8	µA	T = 0°C to 45°C Serial bus inactive
				9.5		T = 45°C to 60°C Serial bus inactive
Resolution	N		16		Bits	
Conversion time	TS	22	36	51	ms	
Conversion rate	NS		0.25 1 4 8		Conv/s	CR[1:0] = 00 CR[1:0] = 01 CR[1:0] = 10 CR[1:0] = 11
Supply voltage rise time	TRise_VDD			20	ms	from 0.1 V to 1.6 V
Supply voltage slew rate	SR_VDD	50			mV/ms	from 0.1 V to 1.6 V

In Table 4, an overview of the analog system parameters is given.

The current consumption for less than 4 conversions per second is lower than the values given in Table 4.

Table 5 Temperature accuracy values of AS6221T

Parameter	Symbol	Min.	Typ	Max.	Unit	Note
Temperature Error	T_ERR	-0.1		0.1	°C	T = 0°C to 20°C
		-0.09		0.09		T = 20°C to 42°C
		-0.1		0.1		T = -25°C to 55°C
		-0.12		0.12		T = 55°C to 60°C

In Table 5, the different accuracy values of AS6221T are shown. These values are representative for a 3σ distribution. All accuracy values are valid for the complete supply voltage range given in Table 4.




Figure 3 Graphical representation of accuracy values

In Figure 3, the temperature error is plotted against the temperature. This graph represents the actual measurement of typical samples which have been mounted onto PCBs.

5.2 Digital system parameters

Table 6 Digital system parameters of AS6221T

Parameter	Symbol	Pins	Min.	Typ	Max.	Unit	Note
High level input voltage	V_IH	SCL, ADD0	0.7 * VDD			V	
Low level input voltage	V_IL	SCL, ADD0			0.3 * VDD	V	
Hysteresis voltage	V_HYST	SCL, ADD0, SDA, Alert		700		mV	
Input leakage current	I_LEAK	SCL; ADD0	-1		1	µA	V_IL = 0.0 V
Low level output voltage	V_OL	Alert			VSS+0.4	V	I_OL = 3 mA
High level input voltage	V_IH	SDA	0.7 * VDD			V	
Low level input voltage	V_IL	SDA			0.3*VDD	V	
Low level output voltage	V_OL	SDA			VSS+0.4	V	
Tristate leakage current	I_OZ	SDA	-10		10	µA	to VSS

Table 6 provides an overview of the digital system parameters.

5.3 Thermal information

Table 7 Thermal information of AS6221T

Parameter	Symbol	Value	Unit
Junction to case (top) thermal resistance	R_{JC}	33.4	K/W
Junction to ball (not board) thermal resistance	R_{JB}	9	K/W
Case to ambient thermal resistance	R_{CA}	31.05	K/W
Junction to ambient thermal resistance (top) $R_{JC} + R_{CA}$	R_{JA}	64.45	K/W
Thermal mass	Mt	1	mJ/K

6 Register description

6.1 Register overview




Figure 4 Register map with serial interface

In Figure 4, the registers that the device contains are shown.

With the use of the index register, it is possible to address the specific register. The index register is an 8-bit register, where only bits 0 and 1 are used as shown in Table 8 and all other bits are set to 0 and read-only.

6.1.1 Index register

Table 8 INDEX register

Bit	Bit name	Default	Access
0	Address bit	0	RW
1	Address bit	0	RW
2	Reserved	0	RO
3	Reserved	0	RO
4	Reserved	0	RO
5	Reserved	0	RO
6	Reserved	0	RO
7	Reserved	0	RO

Table 9 Register map

Address	Symbol	Register	Description
0x0	TVAL	Temperature register	Contains the temperature value
0x1	CONFIG	Configuration register	Configuration settings of the temperature sensor
0x2	TLOW	T_{LOW} register	Low temperature threshold value
0x3	THIGH	T_{HIGH} register	High temperature threshold value

The first 2-bit addresses in the index register define the access to the registers shown in Table 9. This means that in order to access the different registers, the index register must be set accordingly. With the exception of the TVAL register (which contains the temperature value data), all registers are read/write accessible.

6.2 Detailed register description

6.2.1 Configuration register (Address 0x1)

Table 10 CONFIGURATION register

Addr: 0x1		Configuration		
Bit	**Bit name**	**Default**	**Access**	**Bit description**
0	Reserved	0	RO	Reserved
1	Reserved	0	RO	Reserved
2	Reserved	0	RO	Reserved
3	Reserved	0	RO	Reserved
4	Reserved	0	RO	Reserved
5	AL	1	RO	Alert Bit (AL)
6	CR[0]	0	RW	Conversion RATE (CR)
7	CR[1]	1	RW	Conversion RATE (CR)
8	SM	0	RW	Sleep Mode (SM)
9	IM	0	RW	Interrupt Mode (IM)
10	POL	0	RW	Polarity (POL)
11	CF[0]	0	RW	Consecutive Faults (CF)
12	CF[1]	0	RW	Consecutive Faults (CF)
13	Reserved	0	RO	Reserved
14	Reserved	1	RO	Reserved
15	SS	0	RW	Single Shot

The configuration register is a 16-bit register which defines the operation modes of the device. Any read/write operation processes the MSB byte first.

In Table 10, the configuration register is shown. The bits 0-4 and 13-14 are not to be used and are set to read-only. The explanation of the other bits are detailed in the following sections.

6.2.2 Alert bit

The alert bit can be used to easily compare the current temperature reading to the thresholds that can be set in the TLOW and THIGH registers.

If the polarity bit is set to 0, the AL bit is read as 1 until the converted temperature value exceeds the defined value in the high temperature threshold register THIGH for the number of defined consecutive faults (bits CF). Such an event causes the AL bit to toggle to 0 and the value is kept until the converted temperature value falls below the defined value in the low temperature threshold register TLOW for the number of defined consecutive faults. If this condition is met, the AL bit is reset to 1.

The polarity bit (POL) defines the active state of the alert bit as depicted in Figure 5.

The alert bit has the same setting as the alert output as long as the device is configured for the comparator mode.




Figure 5 State diagram of the alert bit

6.2.3 Conversion rate bits

The conversion rate bits define the number of executed temperature conversions per time unit. Additional readouts of the temperature register between conversions are possible but not recommended because the value is changed only after a conversion is finished.

Values of 125 ms, 250 ms, 1 s and 4 s for a conversion can be configured while the default rate is set to 4 conversions per second. The following table summarizes the different configuration settings:

Table 11 Conversion rate configuration

Conversion rate bits		Conversion rate
Bit 7	**Bit 6**	**Conv/s**
0	0	0.25
0	1	1
1	0	4
1	1	8

The device immediately starts a conversion after a power-up sequence and provides the first result after typ. 36 ms (max. 51 ms). A higher power consumption occurs during the actual conversion while the device stays in the standby mode after a finished conversion until the next conversion is activated. This is shown in Figure 6.




Figure 6 Conversion sequence

6.2.4 Sleep mode

The sleep mode is activated by setting the bit SM in the configuration register to 1. This shuts the device down immediately and reduces the power consumption to a minimum value.

The serial interface is the only active circuitry in sleep mode in order to provide access to the digital registers.

Entering the sleep mode will take some time (120 ms maximum) and the first conversion after the sleep mode has been entered takes longer than the values specified in Table 4 . It is therefore recommended when entering sleep mode to trigger a single shot conversion at the same time. After 150 ms (max), the device has then entered the sleep mode and subsequent conversion times are as specified in Table 4.

After resetting the SM bit to 0, the device enters the continuous conversion mode.

Table 12 Sleep mode configuration

Sleep mode bit	Operation mode
0	Continuous conversion mode
1	Sleep mode

6.2.5 Interrupt mode

The interrupt mode bit defines whether the device operates in the temperature comparator mode or the interrupt mode. This defines the operation of the ALERT output as described in the section Polarity bit.

Table 13 Interrupt mode configuration

Interrupt mode bit	Configuration mode
0	Comparator mode
1	Interrupt mode

The comparator mode is characterized that if the temperature value exceeds the THIGH value, the alert output is changed (e.g. from high to low if the polarity bit is set to 0 and vice versa). The alert output stays in that condition until the measured temperature drops below the defined TLOW value.

The interrupt mode is characterized that it changes the alert output as soon as the measured temperature crosses the THIGH or TLOW value threshold.

The alert bit has the same setting as the alert output if the device is set to comparator mode.




Figure 7 Alert output functionality

6.2.6 Polarity bit

Table 14 Polarity bit configuration

Polarity bit	ALERT output
0	Active low
1	Active high

6.2.7 Consecutive faults

A fault condition persists if the measured temperature either exceeds the configured value in register THIGH or falls below the defined value in register TLOW. As a result, the ALERT pin indicates the fault condition if a defined number of consecutive temperature readings meets this fault condition. The number of consecutive faults are defined with two bits (12 and 11) and prevent a false alert if environmental temperature noise is present. The register configuration is shown in the following table.

Table 15 Consecutive fault bit settings

Consecutive fault bits		Consecutive faults (N)
Bit 12	**Bit 11**	
0	0	1

(table continues...)

Table 15 (continued) Consecutive fault bit settings

Consecutive fault bits		Consecutive faults (N)
Bit 12	**Bit 11**	
0	1	2
1	0	3
1	1	4

6.2.8 Single shot conversion

The device features a single shot measurement mode if the device is in sleep mode (SM=1). By setting the "Single Shot-bit" to 1, a single temperature conversion is started and the SS-bit can be read as 1 during the active conversion operation. Once the conversion is completed, the device enters the sleep mode again and the SS-bit is set to 0. The single shot conversion allows very low power consumption since a temperature conversion is executed on demand only. This allows a user defined timing of the temperature conversions to be executed and is used if the consecutive operation mode is not required.

The first conversion triggered in this mode has a longer conversion time. Section Sleep mode details together with the recommendation to trigger the first conversion simultaneously with entering the sleep mode.

As the device exhibits a very short conversion time, the effective conversion rate can be increased by setting the single shot bit repetitively after a conversion has finished. However, it has to be ensured that the additional power is limited, otherwise self-heating effects have to be considered.

Table 16 Single shot conversion bit settings

Single shot bit	Conversion
0	No conversion ongoing / conversion finished
1	Start single shot conversion/conversion ongoing

6.2.9 High and low limit registers

If the comparator mode is configured (IM=0), the ALERT output becomes active if the temperature equals or exceeds the defined value in register THIGH for the configured number of consecutive faults (N). This configuration is defined by the field CF in the configuration register. The ALERT output remains assigned until the converted temperature value equals or falls below the defined value in register TLOW for the same number of consecutive fault cycles.

If the interrupt mode is configured (IM=1), the ALERT output becomes active if the temperature equals or exceeds the defined value in register THIGH for the configured number of consecutive fault cycles. It remains active until a read operation is executed on any register. The ALERT output is also cleared if the device is set into sleep mode by setting bit SM in the configuration register.

Once the ALERT output is cleared, it is activated again only if the temperature value falls below the configured value in register TLOW. It remains active unless a read operation has taken place.

This sequence is repeated unless the device is set into the comparator mode. This reset command clears the interrupt mode bit and consequently puts the device into the comparator mode.

The sequential behavior is summarized in the following Figure 8.




Figure 8 Alert operation modes

The following table defines the content of the registers TLOW and THIGH. For data transmission, the MSB byte is transmitted first, followed by the LSB byte. The data format for representing the threshold temperatures is equal to the temperature register (TVAL). After a power-up, the registers are initialized with the following default values:

Table 17 Default values for THIGH and TLOW

Register	Temperature	Binary value
TLOW	Programmable	0010 0101 1000 0000 (75°C)

(table continues...)

Table 17 (continued) Default values for THIGH and TLOW

Register	Temperature	Binary value
THIGH	Programmable	0010 1000 0000 0000 (80°C)

Table 18 defines the register bits of the THIGH and TLOW register.

Addr: 0x2/0x3

Table 18 Register bit settings for THIGH/TLOW

Bit	TLOW register	THIGH register	Access
0	0	0	Permanently set to 0
1	0	0	Permanently set to 0
2	0	0	Permanently set to 0
3	0	0	Permanently set to 0
4	L4	H4	RW
5	L5	H5	RW
6	L6	H6	RW
7	L7	H7	RW
8	L8	H8	RW
9	L9	H9	RW
10	L10	H10	RW
11	L11	H11	RW
12	L12	H12	RW
13	L13	H13	RW
14	L14	H14	RW
15	L15	H15	RW

6.2.10 Temperature register (Address 0x0)

Addr: 0x0

Table 19 TEMPERATURE value register

Bit	Bit name
0	T0
1	T1
2	T2
3	T3
4	T4
5	T5
6	T6

(table continues...)

Table 19 (continued) TEMPERATURE value register

Bit	Bit name
7	T7
8	T8
9	T9
10	T10
11	T11
12	T12
13	T13
14	T14
15	T15

The temperature register contains the digitally converted temperature value and can be read by setting the index pointer to the TVAL register (0x0).

Two consecutive bytes must be read to obtain the complete temperature value. The MSB byte (Bits 15 to 8) is transmitted upon the first read access and the LSB byte (Bits 7 to 0) is transmitted after the second read access.

A temperature value is represented as a two complement value in order to cover also negative values. After power-up, the temperature value is read as 0°C until the first conversion has been completed. One LSB corresponds to 0.0078125°C (=1/128°C).

The binary values can be calculated according to the following formulas:

Positive values:

|Value|/LSB

Negative values:

Complement (|Value|/LSB) + 1

Example 50°C:

$50°C/0.0078125°C$ = 6400 = $Binary$ 0001 1001 0000 0000 = Hex 1900

Table 20 Temperature conversion examples

Temperature (°C)	Digital output (Binary)	Digital output (Hex)
60.0	0001 1110 0000 0000	1E00
50.0	0001 1001 0000 0000	1900
25.0	0000 1100 1000 0000	0C80
0.125	0000 0000 0001 0000	0010
0.0078125	0000 0000 0000 0001	0001
0.0	0000 0000 0000 0000	0000

6.3 Serial interface

The device employs a standard I²C-serial bus.

6.3.1 Bus description

A data transfer must be invoked by a master device (e.g. microcontroller) which defines the access to the slave device. The master device defines and generates the serial clock (SCL) and the start/stop conditions.

In order to address a specific device, a START condition has to be generated by the master device by pulling the data line (SDA) from a logic high level to a logic low level while the serial clock signal (SCL) is kept at high level.

After the start condition, the slave address byte is transmitted which is completed with a ninth bit which indicates a read (bit='1') or a write operation (bit='0') respectively. All slaves read the data on the rising edge of the clock. An acknowledge signal is generated by the addressed slave during the ninth clock pulse. This acknowledge signal is produced by pulling the pin SDA to a low level by the selected slave.

Subsequently, the byte data transfer is started and finished by an acknowledge bit. A change in the data signal (SDA) while the clock signal (SCL) is high causes a START or STOP condition. Hence, it must be ensured such a condition is prevented during a data transfer phase.

After completing the data transfer, the master generates a STOP condition by pulling the data line (SDA) from low level to high level while the clock signal (SCL) is kept at high level.

6.3.2 Data interface

A bus connection is created by connecting the open drain input/output lines SDA and SCL to the two wire bus. The inputs of SDA and SCL feature Schmitt-trigger inputs as well as low pass filters in order to suppress noise on the bus line. This improves the robustness against spikes on the two wire interface.

Both fast transmission mode (1 kHz to 400 kHz) and high-speed transmission mode (1 kHz to 3.4 MHz) are employed to cover different bus speed settings.

Any data transfer transmits the MSB first and the LSB as last bit.

6.3.3 Bus address

A slave address consists of seven bits, followed by a data direction bit (read/write operation). The slave address can be selected from 8 different address settings by connecting the pin ADD0 and ADD1 to an appropriate signal as summarized in Table 21.

The ADD0 and the ADD1 pin must not be left unconnected.

The address selection with ADD1 depends on the usage of the ALERT function (described in section Alert function). In case the ALERT functionality is used, it must be connected via a pull-up resistor to VDD. In case the ALERT functionality is not used, the pin must be connected to either SCL or VSS (refer to Table 21 for details).

Table 21 I²C address select configuration

ALERT/ADD1 connection	ADD0 connection	Alert functionality enabled	Device address (bin)	Device address (hex)
SCL	VSS	No	101 0100	0x54
SCL	VDD	No	101 0101	0x55
SCL	SDA	No	101 0110	0x56
SCL	SCL	No	101 0111	0x57
VSS	VSS	No	101 1000	0x58

(table continues...)

Table 21 (continued) I²C address select configuration

ALERT/ADD1 connection	ADD0 connection	Alert functionality enabled	Device address (bin)	Device address (hex)
VSS	VDD	No	101 1001	0x59
VSS	SDA	No	101 1010	0x5A
VSS	SCL	No	101 1011	0x5B
Pull up to VDD	VSS	Yes	101 1000	0x58
Pull up to VDD	VDD	Yes	101 1001	0x59
Pull up to VDD	SDA	Yes	101 1010	0x5A
Pull up to VDD	SCL	Yes	101 1011	0x5B

6.3.4 Read/write operation

In order to access an internal data register, the index register must be written in advance. This register contains the actual register address and selects the appropriate register for an access. A typical transfer consists of the transmission of the slave address with a write operation indication, followed by the transmission of the register address and is finalized with the actual register content data transfer. This implies that every write operation to the temperature sensor device requires a value for the index register prior to the transmission of the actual register data.

The index register defines the register address for both the write and read operation. Consequently, if a read operation is executed, the register address is taken from the index register which was defined from the last write operation.

If a different register needs to be read, the index register has to be written in advance to define the new register address. This is accomplished by transmitting the slave address with a low R/W bit, followed by the new content of the index register. Subsequently, the master provokes a START condition on the bus and transmits the slave address with a high R/W bit in order to initiate a read operation.

Since the index register always keeps its last value, reads can be executed repetitively on the same register.

Similarly to the byte transfer where the MSB is transmitted first, the transfer of a 16-bit word is executed by a two byte transfer whereas the MSB byte is always transmitted first.

6.3.5 Slave operation

The device employs a slave functionality only (slave transmitter and slave receiver) and cannot be operated as a bus master. Consequently, the device never actively drives the SCL line.

6.3.6 Slave receiver mode

Any transmission is invoked by the master device by transmitting the slave address with a low R/W bit. Subsequently, the slave device acknowledges the reception of the valid address by pulling the ninth bit to a low level. Following to acknowledge, the master transmits the content of the index register. This transfer is again acknowledged by the slave device. The next data byte(s) are written to the actual data register which is selected by the index register while each transfer is acknowledged upon a completed transfer by the slave device. A data transfer can be finished if the master transmits a START or a STOP condition on the bus.

6.3.7 Slave transmitter

The master transmits the slave address with a high R/W bit. In turn, the slave acknowledges a valid slave address. Subsequently, the slave transmits the MSB byte of the actual selected data register by the index register. After the MSB byte transmission, acknowledge is sent by the master. Afterwards, the LSB byte is transmitted by the slave which is also acknowledged by the master after the completed transmission. The data transfer can be terminated by the master by transmitting a Not-Acknowledge after the transmitted slave data or by invoking a START or a STOP condition on the bus.

6.3.8 Alert function

If the device is configured for an interrupt mode operation (IM=1), the ALERT output can be used as an alert signal.

If the polarity bit is set to '0' (POL='0'), the alert condition bit is set to '0' in case the temperature has exceeded the configured value in register THIGH. Accordingly, the alert condition bit is set to '1' if the temperature has fallen below the configured value in register TLOW.

If the polarity bit is set to '1' (POL='1'), the alert condition bit is inverted. The following table summarizes the status of the alert condition bit with different alert conditions and polarity configurations.

Table 22 Alert condition bit

Polarity bit	Alert condition	Alert condition bit (AC-Bit)
0	T ≥ THIGH	0
0	T ≤ TLOW	1
1	T ≥ THIGH	1
1	T ≤ TLOW	0

6.3.9 High-speed mode

The bus operation is limited to 400 kHz unless a high-speed command is issued by the master device as the first byte after a START condition. This switches the bus to a high-speed operation which allows data transfer frequencies up to 3.4 MHz. Such a command is not acknowledged by the slave but the input filter time constants on the serial interface (SDA and SCL) are adapted to allow the higher transfer rate.

After a high-speed command, the slave address is transmitted by the master in order to invoke a data transfer. The bus keeps operating at the higher operating frequency until the master issues a STOP condition on the serial bus. Upon the reception of the STOP condition by the slave, the input filters are switched to their initial time constants which allow lower transfer rates only.

6.3.10 General call

A general call is issued by the master by transmitting the general call address (000 0000) with a low R/W bit. When this command is issued on the bus, the device acknowledges this command. The device also acknowledges the second byte but ignores the data. Subsequent bytes sent by the master during the general call are not acknowledged.

6.3.11 Start byte

When the master transmits address 000 0000 and a high R/W bit ("START byte") the device acknowledges the address. The device then sends the MSB data byte and LSB data byte, where the data corresponds to the content of the register whose address has been last written to. After reset this corresponds to the temperature register.

6.3.12 Timeout function

The serial interface of the slave device is reset if the clock signal SCL is kept low for typ. 30 ms. Such a condition results in a release of the data line by the slave in case it has been pulled to low level. The slave remains inactive after a timeout and waits for a new START command invoked by the bus master. In order to prevent a timeout, the bus transfer rate must be higher than 1 kHz.

6.3.13 Bus conditions

The following conditions occur on the serial bus which is compatible to the I^2C-Bus.

Bus idle

The signals SDA and SCL are not actively driven and pulled to a high level by an external pullup resistor.

Start data transfer

A transition of the SDA input from high to low level while the SCL signal is kept at high level results in a START condition. Such a START condition must precede any data transfer.

Stop data transfer

A transition of the SDA input from low to high level while the SCL signal is kept at high level results in a STOP condition. Any data transfer is finished by generating a STOP or START condition.

Data transfer

The master device defines the number of data bytes between a START and STOP condition and there is no limitation in the amount of data to be transmitted.

If it is desired to read only a single MSB byte without the LSB byte, a termination of the data transfer can be provoked by issuing a START or STOP condition on the bus.

Acknowledge

It is mandatory for each slave device to respond with acknowledge if the device is addressed by the master. Acknowledge is indicated by pulling down the data line (SDA) while the clock signal (SCL) is high in the acknowledge clock phase. In order to avoid an unwanted START or STOP condition on the bus, setup and hold times must be met.

The master can signal an end of data transmission by transmitting a Not-Acknowledge on the last transmitted data byte by keeping the acknowledge bit at high level.

6.3.14 Timing characteristics




Figure 9 Serial interface timing diagram

Table 23 Bus timing specifications

Parameter	Symbol	Fast mode		High-speed mode		Unit
		Min.	Max.	Min.	Max.	
SCL clock frequency	f_{SCL}	0.001	0.4	0.001	3.4	MHz
Bus free time between STOP and START condition	t_{BUF}	600		160		ns
Hold time after repeated START condition	t_{HDSTA}	100		100		ns
Repeated START condition setup time	t_{SUSTA}	100		100		ns
Data in hold time	t_{HDDAT}	0		0		ns
Data out hold time[1)]	t_{DH}	100		100		ns
Data setup time	t_{SUDAT}	100		10		ns
SCL clock low period	t_{LOW}	1300		160		ns
SCL clock high period	t_{HIGH}	600		60		ns
Clock/data fall time	t_F		300		80	ns
Clock/data rise time	t_R		300		80	ns
Clock/data rise time for SCL ≤ 100 kHz	t_R		1000			ns

1) The device will hold the SDA line high for 100 ns during the falling edge of the SCL.

6.3.15 Timing diagrams

The following timing diagrams depict the different bus operation modes and data transmission:




Figure 10 Timing diagram for word write




Figure 11 Timing diagram for word read

7 Application information




Figure 12 Application example with using the ALERT functionality

In Figure 12, the connections of the AS6221T temperature sensor to a microcontroller and the supply voltage are shown.

The AS6221T is connected to a microcontroller via an I^2C bus (SDA and SCL only). Additionally, the Alert output can also be used for temperature monitoring (e.g., using the interrupt mode, refer to IM bit settings), an example is given in Figure 12 where the Alert output is connected to microcontroller.




Figure 13 Application example without using the ALERT functionality

In Figure 13, the connection without using the Alert functionality is shown. In this case the ADD1/ALERT pin is used to increase the amount of available I^2C addresses.

The I^2C address of the AS6221T can be selected by connecting the ADD0 and ADD1 to different pins (refer to Table 21 for details). These pins must not be left unconnected.

7.1 External components





Figure 14 Schematic with external components

Table 24 Values for external components

Parameter	Min	Typ	Unit
Decoupling capacitor	10		nF
Pull-up resistors		10	kΩ

In Figure 14 and Table 24, the schematics and the recommended values for external components are shown.
The decoupling capacitor for the supply should have a value of at least 10 nF.
In order to use the alert functionality, the ALERT/ADD1 pin must be connected via a pull-up resistor to VDD.
For the serial interface, pull-up resistors to VDD are mandatory.
The pull-up resistors on the serial interface and the interrupt depend on the bus capacitance and on the clock speed.

8 Package drawings & markings



Ref.	Min.	Nom.	Max.
X	1475	1495	1515
Y	995	1025	1045
ax		347.5	
dx		400	
ay		312.5	
dy		400	
d		250	
E	475	500	525
de		278	
ae		22	

Figure 15 WLCSP outline drawing

- All dimensions are in micrometers. Angles in degrees
- Dimensioning and tolerancing conform to ASME Y14.5M-1994
- This package contains no lead (Pb)
- This drawing is subject to change without notice




Figure 16 WLCSP package marking/code for AS6221T

The trace code markings on the package make the device fully NIST traceable.

Revision history

Document revision	Date	Description of changes
1.00	2026-08-12	Document rebranded from ams-OSRAM to Infineon; technical specifications remain unchanged. **Legacy ams changes from previous released version to revision v6-00:** • Figure 16: Package marking updated and added NIST traceability statement • Updated Ordering Information

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-08-12

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2026 Infineon Technologies AG

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference
IFX-bdj1785388292180

Important notice

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability. Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

If this document is marked as 'Preliminary', 'Target', 'Draft' or 'Proposal', Infineon reserves the right to change all information given in this document at any time without notice. Subject to the development and release of a Product for series supply by Infineon, the technical specifications of the Product are set forth in the relevant datasheet provided by Infineon without such marking.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury.

However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer. Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software.

If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit www.infineon.com.