

XENSIV™ Linear hall sensor with I²C output

Key benefits & features

The benefits and features of XENSIV™ AS5510, Linear Hall sensor with I²C output are listed below:

Table 1 **Added value of using AS5510**

Benefits	Features
Highest reliability and durability	Contactless position measurement
Ideal for battery powered devices	Power down mode
Easy to use	Simple configuration over the I ² C interface
High-resolution output	10 bit resolution
Operates in wide magnetic range	Programmable sensitivity
Smallest form factor	Available in two different packages: WLCSP & SOIC8

Applications

The AS5510 is ideal for:

- Position sensing
- Servo drive feedback
- Camera lens control
- Closed loop position control

General description

The AS5510 is a Linear Hall Sensor with 10 bit resolution and I²C interface. It can measure absolute position of lateral movement of a simple 2-pole magnet. Depending on the magnet size, a lateral stroke of 0.5~2 mm can be measured with air gaps around 1.0 mm. To conserve power, the AS5510 may be switched to a power down state when it is not used. It is available in a WLCSP and SOIC8 package and qualified for an ambient temperature range from -30°C to 85°C.

Table of contents

	Key benefits & features	1
	Applications	1
	General description	1
	Table of contents	2
1	Block diagram	4
2	Pin assignment	5
3	Absolute maximum ratings	7
4	Electrical characteristics	8
4.1	DC characteristics for digital inputs and outputs	8
4.1.1	CMOS input: ADR	8
4.1.2	CMOS I ² C: SDA, SCL	8
4.2	Electrical and magnetic specifications	9
5	Detailed description	10
5.1	Typical application	10
5.2	I ² C interface	11
5.3	I ² C interface data	11
5.4	I ² C modes	12
5.4.1	Bus not busy	12
5.4.2	Start data transfer	12
5.4.3	Stop data transfer	12
5.4.4	Data valid	13
5.4.5	Acknowledge	13
5.4.6	Data transfer from a master transmitter to a slave receiver	13
5.4.7	Data transfer from a slave transmitter to a master receiver	13
5.4.8	Slave receiver mode (write mode)	14
5.4.9	Slave transmitter mode (read mode)	14
5.4.10	Automatic increment of address pointer	15
5.4.11	Invalid addresses	15
5.4.12	Reading	15
5.4.13	Write	16
5.5	SDA, SCL input filters	16
6	Register description	17
7	Package drawings & markings	18
7.1	WLCSP package	18
7.2	SOIC8 package	20
8	Ordering information	22



Revision history 23

Disclaimer 24

1 Block diagram

The functional blocks of AS5510 for reference are shown below:




Figure 1 AS5510 Block diagram

2 Pin assignment

The AS5510 pin assignments are described below.




Figure 2 Pin configuration of AS5510 in WLCSP package(top view)

The AS5510 is available in a 6-pin Chip Scale Package with a ball pitch of 400 μm .




Figure 3 Pin configuration of AS5510 in SOIC8 package(top view)

Note: Package drawing not to scale.

Table 2 Pin description

Pin Name	Pin Number		Pin Type	Description
	WLCSP	SOIC8		
NC	-	1	-	Not Connected
VSS	A1	2	Supply pin	Negative supply pin, analog and digital ground
ADR	A2	3	Digital input	I ² C address selection pin Connect to either VSS (56 h) or VDD (57 h)
VDD	A3	4	Supply pin	Positive supply pin. A capacitor of 100 nF should be connected to this pin and VSS
Test	B3	5	Digital input/output	Test pin, must be connected to VSS during operation
SDA	B1	6	Digital input/Digital output open drain	I ² C data I/O, 20 mA driving capability
SCL	B2	7	Digital input	I ² C clock
NC	-	8	-	Not Connected

3 Absolute maximum ratings

Stresses beyond those listed in [Absolute maximum ratings](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3 Absolute maximum ratings

Parameter	Min.	Max.	Units	Comments
DC supply voltage at pin VDD	-0.3	5	V	
Input pin voltage	-0.3	VDD + 0.3	V	
Input current (latchup immunity)	-100	100	mA	Norm: JEDEC 78
Electrostatic discharge	±2		kV	Norm: MIL 883 E method 3015
Storage temperature	-55	125	°C	
Body temperature (Lead-free package) for WLCSP	T _{Body}	260	°C	The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices" .
Body temperature (Lead-free package) for SOIC8		260		
Relative Humidity non-condensing	5	85	%	
Moisture Sensitivity Level for WLCSP	1			Represents a max. floor life time of unlimited
Moisture Sensitivity Level for SOIC8	3			

4 Electrical characteristics

Table 4 Operating conditions

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
VDD	Supply voltage at pin VDD		2.5	3	3.6	V
I _{supp}	Supply current	@ 25°C ambient temperature		3.5		mA
I _{pd}	Power down current			25		μA
T _{amb}	Ambient temperature		-30		85	°C

4.1 DC characteristics for digital inputs and outputs

4.1.1 CMOS input: ADR

Operating conditions: T_{amb} = -30°C to 85°C, VDD = 2.5 V to 3.6 V (3 V operation) unless otherwise noted.

Table 5 Electrical characteristics ADR input

Symbol	Parameter	Min.	Typ.	Max.	Units
V _{IH}	High level input voltage	0.7 * VDD		VDD	V
V _{IL}	Low level input voltage	0		0.3 * VDD	V
I _{LEAK}	Input leakage current	-1		1	μA

4.1.2 CMOS I²C: SDA, SCL

Operating conditions: T_{amb} = -30°C to 85°C, VDD = 2.5 V to 3.6 V (3 V operation) unless otherwise noted.

Table 6 Electrical characteristics I²C

Symbol	Parameter	Conditions	Min.	Max.	Units
V _{IL}	LOW-level input voltage		-0.5	0.3 * VDD	V
V _{IH}	HIGH-level input voltage		0.7 * VDD	VDD + 0.5 V	V
V _{hys}	Hysteresis of Schmitt Trigger inputs	VDD > 2.5V	0.05 * VDD		V
V _{OL}	LOW-level output voltage (open-drain or open-collector) at 3 mA sink current	VDD > 2.5V		0.4 V	V
I _{OL}	LOW-level output current	VOL = 0.4V	20		mA
t _{of}	Output fall time from V _{IHmax} to V _{ILmax}			120 ¹⁾	ns
t _{SP}	Pulse width of spikes that must be suppressed by the input filter			50 ²⁾	ns
I _i	Input current at each I/O pin		-10	+10 ³⁾	μ A
C _B	Total capacitive load for each bus line			550	pF
C _{I/O}	I/O capacitance (SDA, SCL) ⁴⁾			10	pF

1) In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used this has to be considered for bus timing.

2) Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns.

4 Electrical characteristics

- 3) I/O pins of Fast-mode and Fast-mode plus devices must not obstruct the SDA and SCL lines if VDD is switched OFF.
4) Special purpose devices such as multiplexers and switches may exceed this capacitance due to the fact that they connect multiple paths together.

4.2 Electrical and magnetic specifications

Table 7 Electrical and magnetic specifications

Symbol	Parameter	Conditions	Typ.	Max.	Units
RES	Resolution		10		bit
Bin	Magnetic Input Range	Default Setting	±50		mT
		Configurable via I ² C or factory trimming option	±25		mT
			±12.5		mT
			±18.75		mT
Offset _{inp}	Input related offset ¹⁾			0.45	mT
	Linearity error ²⁾			3	%
t _{PwrUp}	Initial Power up time from cold start ³⁾	This time is needed for the first power-up of the device until the offset compensation is finished; Includes readout of the PPROM fuses		1.5	ms
t _{PwrOn}	Power-on time ⁴⁾	Time after switching from power-down mode into active mode until the offset compensation is finished	250		μs

Fast Mode (Default setting)

f _S	ADC sampling frequency	After offset compensation finished		50	KHz
t _{delay}	System propagation delay			20	μs
Noise _{inp}	Input related noise ⁵⁾	Equivalent to 8 * rms		0.8	mTpp

Slow Mode (I²C command option)

f _S	ADC sampling frequency	After offset compensation finished		12.5	KHz
t _{delay}	System propagation delay			50	μs
Noise _{inp}	Input related noise ⁵⁾	Equivalent to 8 * rms		0.5	mTpp

1) Offset_{inp} = 0.35 mT residual offset + 0.1 mT earth magnetic field.

$$2) \quad \text{Linearity error} = \text{lin_error} = 1 - \left(\frac{\text{adc_out}(\text{maxB}) - \text{adc_out}(\text{zeroB})}{2 \times \left(\text{adc_out}\left(\frac{\text{maxB}}{2}\right) - \text{adc_out}(\text{zeroB}) \right)} \right) \times 100$$

3) This time is needed for the first power-up of the device until the offset compensation is finished; Includes readout of the PPROM fuses; It depends on the sensitivity setting.

4) Time after switching from power-down mode into active mode until the offset compensation is finished.

5) Input related Noise (Noise_{inp}) is the repeatability of the measurement.

5 Detailed description




Figure 4 Linear position sensor AS5510 + magnet

Linear position sensor AS5510 + magnet: The AS5510 can measure the absolute position of lateral movement in combination with a diametrical two pole magnet.

5.1 Typical application

The typical application circuit of AS5510 is shown below:




Figure 5 Typical application circuit

5.2 I²C interface

The AS5510 includes an I²C slave according to the NXP specification UM10204.

- 7-bit slave address **101011x**, the last address bit x is set by the ADR pin (0 or 1)
- Random/Sequential Read
- Byte/Page Write
- Fast-mode plus with 20 mA SDA drive strength
- Internal hold time of 120 ns for SDA signal is included (Start/Stop detection)

Not implemented:

- 10-bit Slave Address
- Clock Stretching
- General Call Address
- General Call - Software Reset
- Read of Device ID

The communication from the AS5510 includes:

- Reading the magnetic field strength in 10-bit data
- Reading the status bits

Note: The I²C address of the chip is selected by hardware (pin ADR). Depending on the state of this pin, the I²C address is either:

- Pin ADR = LOW $\rightarrow$ I²C address = 1010110b(56 h)
- Pin ADR = HIGH $\rightarrow$ I²C address = 1010111b(57 h)

5.3 I²C interface data

Operating conditions: T_{amb} = -30 to 85°C, VDD = 2.5 to 3.6V (3 V operation) unless otherwise noted.

Table 8 I²C timings

Symbol	Parameter	Min.	Typ.	Max.	Units
f _{SCLK}	SCL clock frequency			1	MHz
t _{BUF}	Bus free time; time between STOP and START condition	0.5			μs
t _{HD.STA}	Hold time; (repeated) START condition ¹⁾	0.26			μs
t _{LOW}	LOW period of SCL clock	0.5			μs
t _{HIGH}	HIGH period of SCL clock	0.26			μs
t _{SU.STA}	Setup time for a repeated START condition	0.26			μs
t _{HD.DAT}	Data hold time ²⁾			0.45	μs
t _{SU.DAT}	Data setup time ³⁾	50			ns
t _R	Rise time of SDA and SCL signals			120	ns
t _F	Fall time of SDA and SCL signals ⁴⁾			120	ns
t _{SU.STO}	Setup time for STOP condition	0.26			μs

5 Detailed description

- 1) After this time the first clock is generated.
- 2) A device must internally provide a hold time of at least 120 ns (Fast-mode Plus) for the SDA signal (referred to the V_{IHmin} of the SCL) to bridge the undefined region of the falling edge of SCL.
- 3) A fast-mode device can be used in standard-mode system, but the requirement $t_{SU,DAT} = 250$ ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{Rmax} + t_{SU,DAT} = 1000 + 250 = 1250$ ns before the SCL line is released.
- 4) In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used this has to be considered for bus timing.




Figure 6 **I²C timing diagram**

5.4 I²C modes

The AS5510 supports the I²C bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are referred to as slaves. A master device that generates the serial clock (SCL), controls the bus access and generates the START and STOP conditions must control the bus. The AS5510 operates as a slave on the I²C bus. Within the bus specifications a standard mode (100 kHz maximum clock rate) a fast mode (400 kHz maximum clock rate) and fast mode plus (1 MHz maximum clock rate) are defined. The AS5510 works in all three modes. Connections to the bus are made through the open-drain I/O lines SDA and the input SCL. Clock stretching is not included.

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH are interpreted as start or stop signals

Accordingly, the following bus conditions have been defined:

5.4.1 Bus not busy

Both data and clock lines remain HIGH.

5.4.2 Start data transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

5.4.3 Stop data transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

5.4.4 Data valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

5.4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge bit after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of READ access to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




Figure 7 Data read (write pointer, then read) - slave receive and transmit

Depending upon the state of the R/W bit, two types of data transfer are possible:

5.4.6 Data transfer from a master transmitter to a slave receiver

The first byte transmitted by the master is the slave address, followed by R/W = 0. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. If the slave does not understand the command or data it sends a "not acknowledge". Data is transferred with the most significant bit (MSB) first.

5.4.7 Data transfer from a slave transmitter to a master receiver

The master transmits the first byte (the slave address). The slave then returns an acknowledge bit, followed by the slave transmitting a number of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released. Data is transferred with the most significant bit (MSB) first.

The AS5510 can operate in the following two modes:

5.4.8 Slave receiver mode (write mode)

Serial data and clock are received through SDA and SCL. Each byte is followed by an acknowledge bit (or by a not acknowledge depending on the address-pointer pointing to a valid position). START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit (see Figure 8). The slave address byte is the first byte received after the START condition. The slave address byte contains the 7-bit AS5510 address. The 7-bit slave address is followed by the direction bit (R/W), which, for a write, is 0. After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA. After the AS5510 acknowledges the slave address + write bit, the master transmits a register address to the AS5510. This sets the address pointer on the AS5510. If the address is a valid readable address the AS5510 answers by sending an acknowledge. If the address-pointer points to an invalid position a "not acknowledge" is sent. The master may then transmit zero or more bytes of data. In case of the address pointer pointing to an invalid address the received data are not stored. The address pointer will increment after each byte transferred independent from the address being valid. If the address-pointer reaches a valid position again, the AS5510 answers with an acknowledge and stores the data. The master generates a STOP condition to terminate the data write.




Figure 8 Data write - slave receiver mode

5.4.9 Slave transmitter mode (read mode)

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the AS5510 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer (Figure 9 and Figure 10). The slave address byte is the first byte received after the master generates a START condition. The slave address byte contains the 7-bit AS5510 address. The 7-bit slave address is followed by the direction bit (R/W), which, for a read, is 1. After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. The AS5510 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The AS5510 must receive a "not acknowledge" to end a read.




Figure 9 Data read (from current pointer location) - slave transmitter mode




Figure 10 Data read (write pointer, then read) - slave receive and transmit

5.4.10 Automatic increment of address pointer

The AS5510 slave automatically increments the address pointer after each byte transferred. The increase of the address pointer is independent from the address being valid or not.

5.4.11 Invalid addresses

If the user sets the address pointer to an invalid address, the address byte is not acknowledged. Nevertheless a read or write cycle is possible. The address pointer is increased after each byte.

5.4.12 Reading

When reading from a wrong address, the AS5510 slave returns all zero. The address pointer is increased after each byte. Sequential read over the whole address range is possible including address overflow.

5.4.13 Write

A write to a wrong address is not acknowledged by the AS5510 slave, although the address pointer is increased. When the address pointer points to a valid address again, a successful write accessed is acknowledged. Page write over the whole address range is possible including address overflow.

5.5 SDA, SCL input filters

Input filters for SDA and SCL inputs are included to suppress noise spikes of less than 50 ns. Furthermore the SDA line is delayed by 120 ns to provide an internal hold time for Start/Stop detection to bridge the undefined region of the falling edge of SCL. The delay needs to be smaller than $t_{HD,STA}$ 260 ns. For Standard-mode and Fast-mode an internal hold time of 300 ns is required, which is not covered by the AS5510 slave.

6 Register description

Table 9 Register map¹⁾

Register Address	Bit								Access Type
	7	6	5	4	3	2	1	0	
00h	D7	D6	D5	D4	D3	D2	D1	D0	R
01h					OCF	Parity (even)	D9	D8	R
02h						Fast(0) Slow mode (1)	Polarity(0)	PD(0)	R/W
03h	Offs7	Offs6	Offs5	Offs4	Offs3	Offs2	Offs1	Offs0	R/W
04h							Offs9	Offs8	R/W
0Bh							Sens 1	Sens 0	R/W

1) Blank or not listed fields may contain factory settings. To change a configuration, read out the register, modify only the desired bits and write the new configuration.

Table 10 Register description

Register Address	Name	Description
00h, 01h	D9 to D0	10 Bit ADC output value that corresponds to the magnetic field input
01h	Parity	Even parity bit calculated from D9 to D0
01h	OCF	Offset compensation loop status 0 = Offset compensation loop in use 1 = Offset compensation loop has finished
02h	PD	Power down mode 0 = Normal operation (Default) 1 = Power Down mode.
02h	Polarity	Output signal polarity 0 = Normal polarity (Default) 1 = Reversed polarity (reversed magnet)
02h	Fast/Slow mode	0 = Fast mode (Default) 1 = Slow mode. Enables averaging of the output values (reduced noise, better repeatability slower sampling frequency. See Electrical and Magnetic Specifications
03h, 04h	Offs9 to Offs0	Contains the offset compensation value. For read access only. Don't modify the register values.
0Bh	Sensitivity	Sensitivity setting 0h = Input range ± 50 mT $\rightarrow$ Sensitivity = 97.66 μ T/LSB (Default) 1h = Input range ± 25 mT $\rightarrow$ Sensitivity = 48.83 μ T/LSB 2h = Input range ± 12.5 mT $\rightarrow$ Sensitivity = 24.41 μ T/LSB 3h = Input range ± 18.75 mT $\rightarrow$ Sensitivity = 36.62 μ T/LSB

7 Package drawings & markings

7.1 WLCSP package

The WLCSP package drawings and markings are shown below:





Figure 11 Package dimensions (WLCSP)

Notes:

1. *ccc Coplanarity*
2. *All dimensions in μm*



Package Dimensions		
Symbol	Typ	Unit
X	1460	μm
x0	330	μm
x1	400	μm
Y	1100	μm
y0	350	μm
y1	400	μm
D	270	μm

Figure 12 Recommended footprint




Figure 13 Package marking (WLCSP)

Table 11 Package code XXXX

XXXX
Tracecode

7.2 SOIC8 package

The SOIC8 package drawings and markings are shown below:



Symbol	Min	Nom	Max
A	-	-	1.75
A1	0.10	-	0.25
A2	1.25	-	-
b	0.31	-	0.51
c	0.17	-	0.25
D	-	4.90 BSC	-
E	-	6.00 BSC	-
E1	-	3.90 BSC	-
e	-	1.27 BSC	-
L	0.40	-	1.27
L1	-	1.04 REF	-
L2	-	0.25 BSC	-
R	0.07	-	-
R1	0.07	-	-
h	0.25	-	0.50
Θ	0°	-	8°
Θ1	5°	-	15°
Θ2	0°	-	-
aaa	-	0.10	-
bbb	-	0.20	-
ccc	-	0.10	-
ddd	-	0.25	-
eee	-	0.10	-
fff	-	0.15	-
ggg	-	0.15	-
N		8	

Figure 14 Package dimensions SOIC8




Figure 15 Package marking (SOIC8)

Table 12 Package code XXX@

XXX	@
Tracecode	Sublot Identifier

8 Ordering information

The devices are available as the standard products shown in the figure below.

Table 13 **Ordering information**

Product type (infineon)	Product type (ams)	Package	Marking	Delivery Form	Delivery Quantity
AS5510-DSOM-SOIC8	AS5510-DWLT	6pin WL-CSP 1.4 x 1.1 mm	AS5510	Tape & Reel	12.000pcs
AS5510-DWLM-WLP	AS5510- DWLM	6pin WL-CSP 1.4 x 1.1 mm	AS5510	Mini Reel	1000pcs
AS5510-DSOT-SOIC8	AS5510-DSOT	8pin SOIC	AS5510	Tape & Reel	2.500pcs
AS5510-DSOM-SOIC8	AS5510-DSOM	8pin SOIC	AS5510	Mini Reel	500pcs

D → Temperature Range: -30°C to 85°C

WL → Package: WL-CSP Wafer Level - Chip Scale Package

SO → Package: SOIC 8

T → Delivery Form: Tape & Reel

M → Delivery Form: Mini Reel

Revision history

Document revision	Date	Description of changes
1.00	2026-09-16	Document rebranded from ams-OSRAM to Infineon; technical specifications remain unchanged. Legacy ams changes from previous released version to revision v2-00 • Updated Figure 19 • Updated Figure 20

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-09-16

Published by

**Infineon Technologies AG
81726 Munich, Germany**

© 2026 Infineon Technologies AG

All Rights Reserved.

**Do you have a question about any
aspect of this document?**

Email: erratum@infineon.com

Document reference

IFX-fhv1787046917392

Important notice

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability. Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

If this document is marked as 'Preliminary', 'Target', 'Draft' or 'Proposal', Infineon reserves the right to change all information given in this document at any time without notice. Subject to the development and release of a Product for series supply by Infineon, the technical specifications of the Product are set forth in the relevant datasheet provided by Infineon without such marking.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury.

However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer. Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software.

If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit www.infineon.com.