AN5004

HD-SDI and SD-SDI SMPTE Jitter Performance of the Independent Channel Hotlink II™ Transceiver in a System

Author: Roy Liu
Associated Project: No
Associated Part Family: HOTLink II™ Video PHY
Software Version: NA
Related Application Notes: None

This application note demonstrates the testing of HD-SDI and SD-SDI SMPTE jitter performance of the independent channel HOTLink II™ Transceiver in a system.

Contents

Introduction 1
Jitter Generation of HOTLink II Transceivers 2
- Reclocked Output Jitter of HOTLink II Transceiver with Gennum 3.3 V Cable Driver and Equalizer.....2
- Reclocked Output Jitter of HOTLink II Reclocker Alone 4
- Total Output Jitter including Gennum's 3.3 V Cable Driver Outputs and on-board Reference Clock.....7
- Test setup to perform Total Output Jitter Generation Measurements using the Quad Independent Channel HOTLink II Video Board.....7
- Transmit Output Jitter of HOTLink II Transmitter Alone 11

Jitter Tolerance of HOTLink II Receivers.....13
- Jitter Tolerance of the HOTLink II Receiver with Cable Equalizer 13
- SDI Checkfield Stress Testing using Pathological Patterns.....21
- SMPTE 259M 21
- SMPTE 292M 23

Summary.....25
Worldwide Sales and Design Support.....27

Introduction

The HOTLink II™ family of physical layer (PHY) devices is a point-to-point or point-to-multipoint communications building block that provides serialization, deserialization, optional 8B/10B encoding/decoding and framing functions. It can transport serial data at rates from 195 Mbps to 1.5 Gbps per channel and is compliant to digital video standards such as SMPTE 259M, SMPTE 292M and DVB-ASI.

The Society of Motion Picture and Television Engineers (SMPTE) is a professional organization that develops interface and protocol standards for the professional video industry. Two such standards are SMPTE 259M(SD-SDI) and SMPTE 292M(HD-SDI).

The HOTLink II family of video devices is compliant to both SMPTE 292M and SMPTE 259M requirements. This includes intrinsic jitter requirements specified in SMPTE 259M and SMPTE 292M. The purpose of this application note is to present the results of SMPTE SD-SDI and HD-SDI jitter generation and jitter tolerance. The testing was done on a Multi-format Serial Digital Interface system using the Quad Independent Channel HOTLink II Video Board. The HOTLink II Independent Channel Video Board is a full-fledged serial digital video reference platform that incorporates HOTLink II interfaces to industry-standard cable drivers and equalizers. Upstream processing of the pre-encoded video data and the decoded video data is performed using on-board FPGAs. The board also has a flexible clocking architecture with automatic rate-detection that allows the board to be able to pass video traffic in multiple formats. The measurements were performed using industry-standard test equipment that generates and monitors/measures the SDI Video data as per SMPTE recommendations. The equipment also has the capability to modulate jitter which was used for measuring jitter tolerance. All measurements shown in this application note are typical measurements taken under typical power supply voltage and room temperature unless explicitly stated otherwise. Although, the measurements were performed on the HOTLink II CYV15G0404DXB device, the data on this application note can be applied for any device in the HOTLink II Video Family of Transceivers.

Jitter Generation of HOTLink II Transceivers

Jitter generation is defined as intrinsic jitter present at the output port of a device in the absence of applied input jitter.

Reclocked Output Jitter of HOTLink II Transceiver with Gennum 3.3 V Cable Driver and Equalizer

This section covers the output jitter of the HOTLink II transceiver (CYV15G0404DXB) when the data recovered by the clock and data recovery unit of the device is retransmitted through the serial output buffers (RECLKENx = HIGH).

Note that, in this mode, the output jitter is dependent upon the intrinsic jitter present in the serial input data and the characteristics of the internal PLLs of the HOTLink II Transceiver. The jitter contributed due to the cable driver and equalizer is also included in the jitter measured. The intrinsic power supply noise and the noise generated due to switching of different devices in the board also contribute to the measured jitter. The jitter present in the reference clock will not affect the reclocked output jitter of the HOTLink II transceiver in reclocker mode.


Jitter generation testing was performed on Quad Independent Channel HOTLink II Transceivers using standard test equipment used by the video industry. Both Timing Jitter as well as Alignment Jitter were measured. The equipment used for the testing described in this section is as follows:

1. Tektronix WFM700M – SD/HD SDI Waveform monitor.
2. Tektronix TG2000 – SD/HD SDI Pattern generator.
3. HOTLink II CYV15G0404DXB Video Board[1]
4. Two 75 W Coaxial cables.
5. Wall power supply – 9 V DC Output

Note: CYV15G0404DXB Evaluation Board is Obsolete. You can use any independent channel HOTLink II Video PHY devices which are in production.

A block diagram of the test set-up is shown in Figure 1. The actual test set-up is illustrated in Figure 2. The Tektronix TG2000 is used to generate 75% SMPTE color bars at both the SD-SDI and HD-SDI data rates. Before performing the measurement, the data generator's (TG2000) intrinsic output jitter was measured (see Table 1 and Table 2 for SMPTE 259M and SMPTE 292M color bar measurements, respectively). The TG2000 module called DVG1 is used for SD-SDI data generation. The TG2000 module called HDVG1 is used for HD-SDI data generation. The SDI data from the TG2000 generator is fed to the primary serial input (INx1 of any channel of the HOTLink II CYV15G0404DXB Video Board). The video board is configured through the GUI to perform reclocking in the selected channel. The SDI data passes through the Gennum GS1524 Equalizer after which it is fed to the HOTLink II Serial Inputs. The clock and data are recovered by the CDR unit embedded in the HOTLink II Transceiver. The reclocked data is retransmitted to the serial output of the same channel. The serial output is fed to the WFM700 Waveform monitor through the GS1528 Cable Driver.

Figure 1. Block Diagram of Test Setup to Measure HD-SDI and SD-SDI Reclocked Output Timing and Alignment Jitter




SD Reclocked Output (SMPTE 259M Color Bars)

The output jitter measured for SMPTE 259M Color Bar Data (SD-SDI) using the method described in Reclocked Output Jitter of HOTLink II Reclocker Alone is shown in Table 1 and illustrated in Figure 2. The results show that even with the presence of input jitter, the HOTLink II reclocker output jitter meets the SMPTE Timing Jitter and Alignment Jitter specs for SD-SDI with sufficient margin.

Table 1. Output Jitter Measurement for SMPTE 259M Color Bar Data (SD-SDI)

Parameter	Jitter measured at HOTLink II Outputs by WFM700M (UI)	SMPTE SPEC (UI)	TG2000 Data Generator Intrinsic Jitter Measured by WFM700M (UI)	Margin to Spec Including Equipment Noise Floor (UI)	Margin to Spec Including Equipment Noise Floor (%)
SMPTE 259M - SD Timing Jitter	0.098	0.2	0.088	0.102	51%
SMPTE 259M - SD Alignment Jitter	0.098	0.2	0.088	0.102	51%

Figure 2. SD reclocked Output Alignment Jitter




HD Reclocked Output Jitter (SMPTE 292M Color Bars)

The output jitter measured for SMPTE 292M Color Bar Data (HD-SDI) using the method described in Reclocked Output Jitter of HOTLink II Reclocker Alone is shown in Table 2 and illustrated in Figure 3. The results show that even with the presence of input jitter, the HOTLink II reclocker output jitter meets the SMPTE Timing Jitter and Alignment Jitter specs for HD-SDI with margin.

Table 2. Output Jitter Measurement for SMPTE 292M Color Bar Data (HD-SDI)

Parameter	Jitter Measured at HOTLink II Outputs by WFM700M (UI)	SMPTE SPEC (UI)	TG2000 Data Generator Intrinsic Jitter Measured by WFM700M (UI)	Margin to Spec Including Equipment Noise Floor (UI)	Margin to Spec Even Including Equipment Noise Floor (%)
SMPTE 292M - HD Timing Jitter	0.225	1	0.156	0.775	77.5%
SMPTE 292M - HD Alignment Jitter	0.176	0.2	0.107	0.024	12%


Figure 3. HD Reclocked Output Alignment Jitter



Reclocked Output Jitter of HOTLink II Reclocker Alone

The reclocked output jitter directly from the HOTLink II serial outputs (without a cable driver at the outputs and without an equalizer at the inputs) can be measured using the CYV15G0404DXB Evaluation Board. This board is a dedicated board that can be used to evaluate HOTLink II CYV15G0404DXB devices alone without any interfacing devices like FPGAs, Equalizers or Cable Drivers.

Figure 4. Test Set-up to Perform Reclocked Output Jitter Measurements on the HOTLink II Device Alone



The equipment used for the testing described in this section is as follows:


1. Agilent 86100A wide bandwidth oscilloscope
2. Agilent 8133A pulse generator
3. 3.3 V Power supply
4. 50 Ω Coaxial cables

The test set-up to measure jitter using this method is shown in Figure 4. One channel of the CYV15G0404DXB evaluation board is configured to generate BIST (Built-In Self Test) output data at either SD-SDI or HD-SDI rates. The output from this channel is fed as the input to the channel under test. The channel under test is configured to operate in reclocker mode (RECLKENx = HIGH). The reclocked serial output data is fed to the inputs of the wide bandwidth oscilloscope to generate an eye-diagram. The reference clock for both channels are provided from an external clock generator (Agilent 8133A). The jitter measured using this method represents broadband jitter (all jitter frequencies) without any jitter filters recommended by SMPTE. Applying jitter filters to this measurement will give same or better jitter numbers.

SMPTE 259M (SD-SDI)

The eye-diagram and jitter results obtained using the above mentioned method at SD-SDI data rate (270 Mbps) are shown in Figure 5. The jitter histogram shows that the reclocked output jitter measured for approximately 10000 hits is around 133 ps p-p (0.035UI).


Figure 5. SD-SDI Reclocked Output Jitter Eye-diagram from the HOTLink II Device Serial Outputs



SMPTE 292M (HD-SDI)

The eye-diagram and jitter results obtained using the above mentioned at HD-SDI data rate (1485 Mbps) method is shown in Figure 6. The jitter histogram shows that the output jitter measured for approximately 10000 hits is around 107 ps p-p (0.158UI).

Figure 6. HD-SDI Reclocked Output Jitter Eye-diagram from the HOTLink II Device Serial Outputs



Total Output Jitter including Gennum's 3.3 V Cable Driver Outputs and on-board Reference Clock

The transmit output jitter of the Quad Independent Channel HOTLink II Video Board's entire transmit path is covered in this section. The total output jitter is measured at the outputs of the Cable Driver in the Video Board. The total jitter comprises the HOTLink II output intrinsic jitter, Cable Driver intrinsic jitter and a portion of the Reference Clock jitter. For SD-SDI Jitter Measurements, the 27-MHz reference clock is provided from the on-board programmable clock. For HD-SDI jitter measurements, the 74.25-MHz reference clock is provided by the on-board crystal oscillator, since the intrinsic jitter of the programmable clock is quite high at 74.25-MHz clock frequency.

Test setup to perform Total Output Jitter Generation Measurements using the Quad Independent Channel HOTLink II Video Board

Jitter generation testing was performed on a Quad Independent Channel HOTLink II Video Board that incorporates a Gennum 3.3 V Cable Driver using industry-standard test equipment. Both Timing Jitter as well as Alignment Jitter were measured. The equipment used for the testing described in this section is as follows:

1. Tektronix WFM700M - SD/HD SDI Waveform monitor.
2. HOTLink II CYV15G0404DXB Video Evaluation Board
3. Computer with USB Cable to Configure HOTLink II Video Evaluation Board
4. Appropriate Coaxial cables
5. Wall power supply – 9 V DC Output

The block diagram of the test set-up is shown in Figure 7. The test set-up is shown in Figure 8. The results are shown in Table 3 and Table 2.

The HOTLink II Video Evaluation Board is configured to generate, scramble, and serialize SDI Color Bar data. The Serial Outputs from the HOTLink II device are input into the Gennum GS1528 3.3 V Cable Driver. The data output from the cable driver is analyzed by the WFM700, and the timing and alignment jitter are measured. This jitter is dependent upon the jitter input into the REFCLK, the jitter generated by HOTLink II Transmitter, the jitter generated by the Cable Driver and also power supply noise.

SMPTE 259M Color Bars

The output jitter measured for SMPTE 259M Color Bar Data (SD-SDI) using the method described in Reclocked Output Jitter of HOTLink II Reclocker Alone on page 4 is shown in Table 3 and illustrated in Figure 9. The results show that the combined output jitter of the Quad Independent Channel HOTLink II Video Board transmit path including the reference clock and cable driver meets the SMPTE Timing Jitter and Alignment Jitter specs for SD-SDI with sufficient margin.

SMPTE 259M SDI Checkfield

The output jitter measured for SMPTE 259M SDI Checkfield Data (SD-SDI RP178) using the method described in Reclocked Output Jitter of HOTLink II Reclocker Alone is shown in Table 4. The results show that the combined output jitter of the Quad Independent Channel HOTLink II Video Board transmit path including the reference clock and cable driver meets the SMPTE Timing Jitter and Alignment Jitter specs for SD-SDI with sufficient margin.

Figure 7. Block Diagram of Test Setup to Measure SD-SDI and HD-SDI Timing and Alignment Jitter with GS1528 Cable Driver




Figure 8. Pictorial Test Set-up to Measure SD-SDI and HD-SDI Timing and Alignment Jitter with GS1528 Cable Driver




Table 3. Typical Jitter Generated by GS1528 Cable Driver when Interfaced to HOTLink II Outputs while using an FPGA to Generate SD-SDI Color Bar Data

Parameter	Jitter Measured at GS1528 Output (UI)	SMPTE SPEC (UI)	Margin to Spec (UI)	Margin to Spec (%)
SMPTE 259M - SD Timing Jitter	0.107	0.2	0.093	46.5%
SMPTE 259M - SD Alignment Jitter	0.107	0.2	0.093	46.5%

Figure 9. SD Output Alignment Jitter




Table 4. Typical Jitter Generated by GS1528 Cable Driver when Interfaced to HOTLink II Outputs while using an FPGA to Generate SD-SDI Checkfield Data

Parameter	Jitter measured at GS1528 output (UI)	SMPTE SPEC (UI)	Margin to Spec (UI)	Margin to Spec (%)
SMPTE 259M - SD Timing Jitter	0.098	0.2	0.102	51%
SMPTE 259M - SD Alignment Jitter	0.098	0.2	0.102	51%

SMPTE 292M Color Bars

The total output jitter of the HOTLink II transmitter combined with a HD Cable Driver for SMPTE 292M Color Bars is covered in this section.

The output jitter measured for SMPTE 292M Color Bar Data (HD-SDI) using the method described in Reclocked Output Jitter of HOTLink II Reclocker Alone is shown in Table 5 and illustrated in Figure 10. The results show that the combined output jitter of the Quad Independent Channel HOTLink II Video Board transmit path including the reference clock and cable driver meets the SMPTE Timing Jitter and Alignment Jitter specs for HD-SDI with sufficient margin.

SMPTE 292M SDI Checkfield

The output jitter measured for SMPTE 292M SDI Checkfield Data (HD-SDI RP 198) using the method described in Reclocked Output Jitter of HOTLink II Reclocker Alone is shown in Table 6. The results show that the combined output jitter of the Quad Independent Channel HOTLink II Video Board transmit path including the reference clock and cable driver meets the SMPTE Timing Jitter and Alignment Jitter specs for HD-SDI with sufficient margin.

Table 5. Typical Jitter Generated by GS1528 Cable Driver when Interfaced to HOTLink II Outputs while using an FPGA to Generate HD-SDI Color Bar Data

Parameter	Jitter measured at GS1528 output (UI)	SMPTE SPEC (UI)	Margin to Spec (UI)	Margin to Spec (%)
SMPTE 292M - HD Timing Jitter	0.195	1	0.805	80.5%
SMPTE 292M - HD Alignment Jitter	0.156	0.2	0.044	22%

Figure 10. HD Output Alignment Jitter




Table 6. Typical Jitter Generated by GS1528 Cable Driver when Interfaced to HOTLink II Outputs while using an FPGA to Generate HD-SDI Checkfield Data

Parameter	Jitter measured at GS1928 output (UI)	SMPTE SPEC (UI)	Margin to Spec (UI)	Margin to Spec (%)
SMPTE 292M - HD Timing Jitter	0.225	1	0.775	77.5
SMPTE 292M - HD Alignment Jitter	0.166	0.2	0.034	17%

Transmit Output Jitter of HOTLink II Transmitter Alone

The transmit jitter directly from the HOTLink II serial outputs (without a cable driver) can be measured using the CYV15G0404DXB Evaluation Board. This board is a dedicated board that can be used to evaluate HOTLink II CYV15G0404DXB devices alone without any interfacing devices like FPGAs, Equalizers or Cable Drivers. The test set-up to measure jitter using this method is shown in Figure 11. The CYV15G0404DXB evaluation board is configured to generate BIST (Built-In Self Test) output data at either SD-SDI or HD-SDI rates. The reference clock is provided from an external clock generator (Agilent 8133A). The serial output data is fed to the inputs of the wide bandwidth oscilloscope to generate an eye-diagram.

The equipment used for the testing described in this section is as follows:

1. Agilent 86100A wide bandwidth oscilloscope
2. Agilent 8133A pulse generator
3. 3.3 V Power supply
4. 50 Ω Coaxial cables

SMPTE 259M (SD-SDI)

The eye-diagram and jitter results obtained using the above mentioned method at SD-SDI data rate (270 Mbps) are shown in Figure 12. The jitter histogram shows that the output jitter measured for approximately 10000 hits is around 133 ps p-p (0.035UI). Note that this measurement is done without any jitter filters, while the actual SMPTE spec for SD-SDI alignment jitter with SMPTE jitter filters is 0.2UI.

SMPTE 292M (HD-SDI)

The eye-diagram and jitter results obtained using the above mentioned at HD-SDI data rate (1485 Mbps) method is shown in Figure 13. The jitter histogram shows that the output jitter measured for approximately 10000 hits is around 76 ps p-p (0.11UI). Note that this measurement is done without any jitter filters, while the actual SMPTE spec for SD-SDI alignment jitter with SMPTE jitter filters is 0.2UI.

Figure 11. Test Set-up to Perform Output Jitter Measurements on the HOTLink II Device Alone




Figure 12. SD-SDI Output Jitter Eye-diagram from the HOTLink II Device Serial Outputs





Figure 13. HD-SDI Output Jitter Eye-diagram from the HOTLink II Device Serial Outputs



Jitter Tolerance of HOTLink II Receivers

Jitter tolerance is the ability of the receive CDR PLL to track the jitter in the incoming serial data stream. Jitter tolerance at a specific frequency is the amount of jitter the receive PLL can tolerate without any bit errors. The recommended methodology to perform this measurement is documented in SMPTE RP 192.

Jitter Tolerance of the HOTLink II Receiver with Cable Equalizer

The test procedure to perform this preliminary measurement is described below.


Test Set-up to Perform Jitter Tolerance Testing

Jitter tolerance testing was performed on the Quad Independent Channel HOTLink II Video Board using industry-standard video test equipment. The equipment used for the testing described in this section is as follows:

1. Tektronix WFM700M - SD/HD SDI Waveform monitor.
2. Tektronix TG2000 - SD/HD SDI Pattern generator.
3. HOTLink II CYV15G0404DXB Video Board.
4. Two 75 Ω Coaxial cables.
5. Wall power supply - 9 V DC Output

The test set-up is shown in Figure 14.

Figure 14. Test Set-up to Perform Jitter Tolerance Testing




The Tektronix TG2000 is used to generate 75% color bar data at either SD-SDI or HD-SDI data rate with modulated jitter at a particular jitter frequency. The module called DVG1 is used for SD-SDI data generation with modulated jitter. The module called HDVG1 is used for HD-SDI data generation and module called HDST1 is used to modulate jitter to the HD-SDI data. The SDI data with modulated jitter from the TG2000 generator is fed to the serial input of the HOTLink II CYV15G0404DXB Evaluation board through the on-board GS1524 Equalizer. The selected channel of the HOTLink II device is configured through the GUI to perform a reclocking function. The reclocked serial output of the same channel is connected to the inputs of the Tektronix waveform monitor WFM700M. The waveform monitor is used to observe CRC errors. For each jitter frequency, the jitter amplitude is increased until the WFM 700M displays at least one CRC error in a span of 60 seconds. At each frequency, the greatest jitter amplitude at each frequency for which there is no CRC error in the test duration is noted down as the jitter tolerance at that modulation frequency.

SMPTE 259M Color Bars


The typical and worst-case jitter tolerance exhibited by the HOTLink II CYV15G0404DXB device for SMPTE 259M Color Bars is shown graphically in Figure 15 and tabulated in Table 7. The worst-case jitter tolerance was measured over temperature (0–70°C) and over 8 different transceiver channels. For some jitter frequencies, the Quad Independent Channel HOTLink II Video Board Receiver was able to recover data with no errors for the maximum jitter that can be injected by the TG2000 equipment. This is indicated in the jitter tolerance plots as “Equipment Max” and in the tables with a “>” symbol.

Note that at high frequencies (around 10 MHz) the Quad Independent Channel HOTLink II Video Board Receiver can tolerate approximately 0.6 UI of jitter as reported by Tektronix TG2000.

Figure 15. Quad Independent Channel HOTLink II Video Board SD-SDI Jitter Tolerance (Left - Typical, Right - Worst case)



Typical



Worst-Case

Table 7. SD-SDI Jitter Tolerance of Quad Independent Channel HOTLink II Video Board

Freq (Hz)	Maximum TG2000 Jitter Modulation Tolerated by HOTLink II Receiver (UI)
10	> 4.05
50	> 4.05
100	> 4.05
500	> 4.05
1000	> 4.05
5000	> 4.05
10000	> 4.05
50000	> 4.05
100000	> 4.05
250000	2.24
500000	1.026
750000	0.71
1000000	0.594
2500000	0.55
5000000	0.59
7500000	0.59
10000000	0.59

Typical

Freq (Hz)	Maximum TG2000 Jitter Modulation Tolerated by HOTLink II Receiver (UI)
10	> 4.05
50	> 4.05
100	> 4.05
500	> 4.05
1000	> 4.05
5000	> 4.05
10000	> 4.05
50000	> 4.05
100000	> 4.05
250000	2.24
500000	0.972
750000	0.675
1000000	0.567
2500000	0.54
5000000	0.567
7500000	0.567
10000000	0.58


Worst-Case

SMPTE 259M SDI Checkfield

The worst-case jitter tolerance exhibited by the HOTLink II CYV15G0404DXB Device for SMPTE 259M SDI Checkfield pattern is shown graphically in Figure 16 and tabulated in Table 8. The worst case jitter tolerance was measured over temperature (0–70°C) and over 8 different transceiver channels. For some jitter frequencies, the Quad Independent Channel HOTLink II Video Board Receiver was able to recover data with no errors for the maximum jitter that can be injected by the TG2000 equipment. This is indicated in the jitter tolerance plots as “Equipment Max” and in the tables with a “>” symbol.

Note that as per SMPTE RP192, it is expected that the jitter tolerance for these pathological patterns will be worse than that for Color Bars.

Figure 16. Quad Independent Channel HOTLink II Video Board Worst-case SD-SDI Jitter Tolerance for SDI Pathological Checkfield



Worst Case

Table 8. SD-SDI Worst-case Jitter Tolerance of the Quad Independent Channel HOTLink II Video Board for SDI Pathological Checkfield

Freq (Hz)	Maximum TG2000 Jitter Modulation Tolerated by HOTLink II Receiver (UI)
10	> 4.05
50	> 4.05
100	> 4.05
500	> 4.05
1000	> 4.05
5000	> 4.05
10000	> 4.05
50000	> 4.05
75000	2.4
100000	1.485
250000	0.54
500000	0.432
750000	0.486
1000000	0.486
2500000	0.54
5000000	0.56
7500000	0.56
10000000	0.58

Worst Case

SMPTE 292M Color Bars

The results of typical and worst case jitter tolerance testing for SMPTE 292M are shown graphically in Figure 17 and tabulated in Table 9. The high-frequency jitter tolerance is zoomed in and displayed in Figure 18. The worst case jitter tolerance was measured over temperature (0–70°C) and over 8 different transceiver channels. For some jitter frequencies, the HOTLink II Receiver was able to recover data with no errors for the maximum jitter that can injected by the TG2000 equipment. This is indicated in the jitter tolerance plots as “Equipment Max” and in the tables with a “>” symbol. For frequencies greater than 10000 Hz the jump in the maximum equipment jitter is due to the limitations of the test equipment and it is not due to the actual roll-off of the PLL.

Figure 17. HOTLink II Video Board HD-SDI Jitter Tolerance (Left - Typical, Right - Worst case)




Figure 18. Quad Independent Channel HOTLink II Video Board Receiver HD-SDI Jitter Tolerance (High Frequency Zoomed In)




Table 9. HD-SDI Jitter Tolerance of Quad Independent Channel HOTLink II Video Board


Freq (Hz)	Maximum TG2000 Jitter Modulation Tolerated by HOTLink II Receiver (UI)
10	> 20
100	> 20
1000	> 20
10000	> 20
25000	> 1
50000	> 1
75000	> 1
100000	> 1
250000	> 1
500000	> 1
750000	0.96
1000000	0.77
2500000	0.48
5000000	0.39
7500000	0.4
10000000	0.42

Typical

Freq (Hz)	Maximum TG2000 Jitter Modulation Tolerated by HOTLink II Receiver (UI)
10	> 20
100	> 20
1000	> 20
10000	> 20
25000	> 1
50000	> 1
75000	> 1
100000	> 1
250000	> 1
500000	> 1
750000	0.96
1000000	0.77
2500000	0.48
5000000	0.38
7500000	0.4
10000000	0.38

Worst-Case

Figure 19. TG2000 Jitter Output Tolerated by Quad Independent Channel HOTLink II Video Board Receiver Displayed in a Scope (TG2000 set to 0.41 UI of jitter at 10 MHz)



Although the TG2000 reports a certain amount of modulated jitter, the actual jitter entering the Quad Independent Channel HOTLink II Video Board Serial Inputs might be more due to added noise and imperfections in transmission medium and connectors. At the highest modulation frequency, the highest jitter amplitude tolerated by the Quad Independent Channel HOTLink II Video Board receiver as reported by TG2000 data generator was 0.41 UI. This signal's output jitter was measured using a wide bandwidth oscilloscope to determine the actual jitter tolerance as measured by a different piece of equipment, a wide bandwidth oscilloscope (Agilent 86100A). The scope was triggered using the unmodulated signal (jitter free signal) from the TG2000. The resulting eye diagram is shown Figure 19. This eye diagram was captured after 10 minutes of acquisition. The total peak-to-peak jitter displayed by the scope is 424 ps which is equivalent to 0.63-UI of jitter. The deterministic jitter (in this case mostly sinusoidal jitter) can be determined from the distance between the two peaks in the histogram. This value is approximately 228 ps which is equivalent to 0.339UI of jitter. Therefore, although TG2000 reports the 0.41 UI of jitter, the jitter measured by Agilent 86100A suggests that the signal contains 0.63 UI of p-p jitter (measured for 10 minutes) and a deterministic jitter p-p of around 0.339 UI.

SMPTE 292M SDI Checkfield

The results of worst case jitter tolerance testing for SMPTE 292M SDI Pathological checkfield pattern is shown graphically in Figure 20 and tabulated in Table 10. The worst case jitter tolerance was measured over temperature (0–70°C) and over eight different transceiver channels. For some jitter frequencies, the HOTLink II Receiver was able to recover data with no errors for the maximum jitter that can injected by the TG2000 equipment. This is indicated in the jitter tolerance plots as "Equipment Max" and in the tables with a ">" symbol. Note that as per SMPTE RP192 it is expected that the jitter tolerance for these pathological patterns will be worse than that for Color Bars. For frequencies greater than 10000 Hz the jump in the maximum equipment jitter is due to the limitations of the test equipment and it is not due to the actual roll-off of the PLL.

Figure 20. Quad Independent Channel HOTLink II Video Board HD-SDI Jitter Tolerance for SDI Pathological Checkfield (Worst-case)




Table 10. HD-SDI Jitter Tolerance of Quad Independent Channel HOTLink II Video Board for SDI Pathological Checkfield

Freq (Hz)	Maximum TG2000 Jitter Modulation Tolerated by HOTLink II Receiver (UI)
10	> 20
100	> 20
1000	> 20
10000	> 20
25000	> 1
50000	> 1
75000	> 1
100000	> 1
250000	0.36
500000	0.3
750000	0.31
1000000	0.34
2500000	0.36
5000000	0.35
7500000	0.36
10000000	0.38

Worst-Case

SDI Checkfield Stress Testing using Pathological Patterns

Under normal conditions, the scrambled output has a high transition density with a good ratio of ones to zeros. The pathological conditions are specific high run-length patterns with very low transition density that may be generated by the SMPTE scrambler for specific combinations of the scrambler state and scrambler inputs. Although the probability of the specific inputs and specific scrambler state occurring at the same time in real video data is very low, component vendors are expected to be compliant to the specified pathological conditions. The pathological serial digital signals are often very challenging to be handled by SDI receivers. SMPTE EG34-1999 documents the pathological patterns that may occur in a SMPTE scrambled system and need to be recovered by SDI receivers with no errors.


SMPTE RP 178 and SMPTE RP 198 document the SDI checkfield data for SMPTE 259M and SMPTE 292M, respectively. The SDI checkfield is the recommended data pattern to test compliance to pathological cases 2 and 3 defined in SMPTE EG34-1999.

The test set-up used to perform this test is the same as the set-up shown for jitter tolerance testing in Figure 14. The Tektronix TG2000 is used to generate the desired pathological checkfields at the desired data rate. The module called DVG1 is used for SD-SDI Checkfield generation as per SMPTE RP 178 and the module called HDVG1 is used for HD-SDI checkfield generation as per SMPTE RP 198. The SDI data from the generator is fed to the serial input of a channel of the HOTLink II CYV15G0404DXB Evaluation board. The selected channel is configured to perform a reclocking function. The reclocked serial output of the evaluation board is connected to the inputs of the Tektronix waveform monitor WFM700M. The waveform monitor is capable of displaying the received picture, eye diagram, jitter and CRC errors.

SMPTE 259M

HOTLink II receivers were tested and verified to be compliant to SD-SDI checkfield testing using the methodology described above. The results of the signal received by the waveform monitor for this test are shown in Figure 21.


Figure 21. Results of SD-SDI Checkfield Testing from Tektronix WFM700M



Receiving SD-SDI Pathological Patterns through 300m of Belden 8281 Cable

The standard maximum length for SD-SDI links that use Belden 8281 cable as a transmission medium is 300m. One of the concerns for SDI transport is error-free transmission over such a long distance, even for stressful data patterns. The Quad Independent Channel HOTLink II Video Board receiver was tested to recover and reclock SD-SDI checkfield (RP178) received after 300m of Belden 8281 Cable. The reclocked output signal is shown in Figure 22.

Figure 22. Reclocked SD-SDI Checkfield Output after 300m of Cable



SMPTE 292M

HOTLink II receivers were tested and verified to be compliant to HD-SDI checkfield testing using the methodology described in SDI Checkfield Stress Testing using Pathological Patterns on page 18 The results of the equalized color bar signal recovered by HOTLink II receiver after 100m of Belden 8281 Cable is shown in Figure 23.


Receiving Pathological Patterns through 100m of Belden 8281 Cable

The Quad Independent Channel HOTLink II Video Board receiver was tested to recover and reclock HD-SDI checkfield (RP198) received after 100m of Belden 8281 Cable.The reclocked output signal for color bar data over 100m of cable is shown in Figure 24.

Figure 23. Results of HD-SDI Checkfield Testing from Tektronix WFM700M



Figure 24. Reclocked HD-SDI Checkfield Output after 100m of Cable



Summary

The Cypress HOTLink II family of transceivers is compliant to all jitter and pathological requirements specified by SMPTE for SD-SDI and HD-SDI serial interfaces. The HOTLink II family of devices meets all these requirements in a SDI system (Quad Independent Channel HOTLink II Video Board). The validation was performed with standard test equipment used by the Professional Video industry, thereby ensuring that customers can get the same results with their systems that use the HOTLink II family of transceivers.

About the Author

Name: Roy Liu.

Title: Applications Group Lead

Document History

Document Title: HD-SDI and SD-SDI SMPTE Jitter Performance of the Independent Channel HOTLink II™ Transceiver in a System - AN5004

Document Number: 001-15048

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	1009220	SFV	04/23/2007	Re-catalogued application note.
*A	1776911	SAAC	11/27/2007	Old App Note Conversion Project - Applied new template with new copyright info, format style, doc number, and added info into properties of file for Google search engine. Did not change any text within the app notes.
*B	3159288	SAAC	02/01/2011	Template update. Sunset review spec.
*C	4279153	YLIU	02/12/2014	Updated in new template. Completing Sunset Review.

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/usb
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

HOTLink II is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

Phone : 408-943-2600
Fax : 408-943-4730
Website : www.cypress.com

© Cypress Semiconductor Corporation, 2007-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
Use may be limited by and subject to the applicable Cypress software license agreement.