

Edge Protect Bootloader for PSOC™ Edge MCU

About this document

Scope and purpose

This document describes the architecture and features of the MCUboot based Edge Protect Bootloader (EPB). The document also contains getting started information on how to use the Edge Protect Bootloader and enable features, such as firmware update using overwrite and swap mechanisms, encrypted boot mechanism, SRAM loading, and more.

Intended audience

This is an introductory document that guides you to get started with the Edge Protect Bootloader for PSOC™ Edge device, using ModusToolbox™. This document presumes that you are familiar with [AN237849 – Getting started with PSOC™ Edge security](#) and [AN235935 – Getting started with PSOC™ Edge E84 on ModusToolbox™ software](#).

Table of contents
Table of contents

	About this document	1
	Table of contents	2
1	Introduction	4
1.1	Basic boot flow	4
2	Bootloader overview	5
2.1	Memory map	5
2.2	MCUboot image format	6
3	Adding Edge Protect Bootloader to ModusToolbox™ code examples	10
4	Bootloader features	17
4.1	Image validation	17
4.2	Image upgrade	18
4.2.1	Upgrade by overwrite	18
4.2.2	Upgrade by swap	19
4.3	Downgrade prevention	22
4.3.1	Software-based downgrade prevention	23
4.3.2	Hardware-based downgrade prevention	24
4.4	Dependency check	27
4.5	SRAM loading by Edge Protect Bootloader	29
4.6	Encryption support	32
4.6.1	Single key XIP encryption (EPC 2)	32
4.6.2	Multi key XIP encryption (EPC 2)	34
4.6.3	Secure encryption (EPC 4)	39
4.7	Measured boot and data sharing	42
4.8	Serial logging	44
4.9	Fault Injection Hardening (FIH)	44
4.10	SE RT services update	45
5	Bootloader in different memories	47
5.1	Bootloader in SRAM	47
5.2	Bootloader in external flash memory	48
5.3	Bootloader in RRAM	52
6	Octal SPI flash memory support	53
	References	56
	Glossary	57
	Revision history	59
	Trademarks	60



Table of contents

Disclaimer	61
-------------------------	-----------

1 Introduction

1 Introduction

A bootloader is a piece of code that executes at device boot up and is responsible for verifying and launching the user application. Bootloaders also make it possible for a product's firmware to be updated in the field. The bootloader is considered to be a trusted application and has privileges to authenticate the application image, boot the application from a known location in the memory, and to verify and update applications during a firmware update process.

Edge Protect Bootloader (EPB) is an open-source [MCUboot](#) library-based bootloader implementation available for PSOC™ Edge MCU. [MCUboot](#) defines a common framework for the secured bootloader implementation that enables easy firmware upgrades. For the PSOC™ Edge device, the Edge Protect Bootloader is an optional boot loading stage, which provides a mechanism to extend the chain of trust (CoT) to multiple OEM applications, and supports most of the bootloader features enabled by the [MCUboot](#) library. Edge Protect Bootloader is designed to run in the secure mode of the CM33 CPU, with all resource access privileges available to it. It is hardened against physical attacks using the [Fault Injection Hardening \(FIH\)](#) library, which is also used by open-source [MCUboot](#).

1.1 Basic boot flow

The boot flow in a PSOC™ Edge device starts from the Secure Enclave (SE), which is the root of trust (RoT) of the device. The Secure Enclave boot authenticates and launches the Extended Boot. Extended Boot is owned by Infineon and it is the first piece of code that will be executed by the CM33 CPU in secure mode. Extended Boot validates the first user application that executes in the CM33 Secure Processing Environment (SPE). While this first application can be any user application that can execute in CM33 SPE, this document assumes the Edge Protect Bootloader (EPB) is the first user application that is launched by Extended Boot. Extended Boot expects application in [MCUboot image format](#) to be recognized as a valid image by the Extended Boot. In case of secure boot enabled in Extended Boot, the EPB image should be signed for successful verification.

Extended Boot is designed to verify a single image in the boot chain. However, in scenarios where multiple images need to be authenticated before the system can safely boot, a more comprehensive approach is required. Edge Protect Bootloader (EPB) is the intermediate boot stage that has the ability to extend the chain of trust (CoT) up to five images in the boot chain. EPB can validate all the images, and then launch the first image (CM33_s project). The CM33_s project continues to execute in the SPE and is responsible for applying the security configurations, such as TrustZone® SAU configurations, memory protection controller (MPC)/peripheral protection controller (PPC) protections, and then launching the CM33 Non-Secure Processing Environment (NSPE) application (CM33_NS project). The CM55 CPU and application can either be started by CM33 secure or non-secure applications; however, it is typically launched by the latter as is shown in [Figure 1](#).




Figure 1 Boot flow using EPB

2 Bootloader overview

2 Bootloader overview

A portion of the flash memory can be partitioned into multiple image areas each contains two image slots: primary and secondary slots. Typically, the primary slot is the area where the image executes from and the secondary slot is a temporary storage where new upgradable images are downloaded.

The Edge Protect Bootloader (EPB) application executes in secured mode and is privileged to access the primary slot while a less-privileged application, such as a CM33 non-secure and CM55 applications cannot access the primary slot, but it can access the secondary slot.

The Edge Protect Bootloader plays a crucial role in ensuring a safe boot process. Upon bootup, the EPB validates the application image in the secondary slot. If the image is valid, the EPB proceeds to update the image. If the secondary slot image is invalid, the EPB redirects its validation process to the primary slot and launches the application if the image is valid. EPB checks for images in the MCUboot format, providing a basic level of validation. Authentication is an optional feature that requires you to enable the secure boot feature explicitly. In that case, EPB verifies the signature of the application before launching it.




Figure 2 Bootloader overview

2.1 Memory map

The memory map describes allocated memory areas for different application slots and defines their start offsets and sizes. It is defined at compile-time and cannot be changed dynamically.

When the flash memory contains multiple executable images, partition the flash to allocate two slots for each image.

Figure 3 shows the default memory map used by the EPB compatible with simple application, such as [Basic secure application](#).

2 Bootloader overview




Figure 3 Example memory map

Note: Edge Protect Bootloader (EPB) itself can reside in the RRAM or external flash memory. It can also be copied to the internal SRAM memory by the Extended Boot and executed from there.

2.2 MCUboot image format

Applications that are using the Edge Protect Bootloader (EPB) must support the [MCUboot](#) image format or else the EPB will not recognize the image as valid. [Edge Protect Tools](#) can be used to wrap any application image into a [MCUboot](#) compatible format.

Figure 4 shows the representation of the MCUboot image format.




Figure 4 MCUboot image format

2 Bootloader overview

The image header contains basic information about the image binary, such as size and versioning information as shown in the following code:

```
#define IMAGE_MAGIC                0x96f3b83d

#define IMAGE_HEADER_SIZE          32

struct image_version {
    uint8_t iv_major;
    uint8_t iv_minor;
    uint16_t iv_revision;
    uint32_t iv_build_num;
};

/** Image header. All fields are in little endian byte order. */
struct image_header {
    uint32_t ih_magic;
    uint32_t ih_load_addr;
    uint16_t ih_hdr_size;           /* Size of image header (bytes). */
    uint16_t ih_protect_tlv_size;  /* Size of protected TLV area (bytes). */
    uint32_t ih_img_size;         /* Does not include header. */
    uint32_t ih_flags;           /* IMAGE_F_[...]. */
    struct image_version ih_ver;
    uint32_t _pad1;
};
```

The original binary image (payload) is suffixed with Type-Length-Value (TLV) pairs. This contains information about how the image is signed and encrypted. You can also add custom information if there is other metadata

2 Bootloader overview

they would like to add to an image. Using TLV pairs avoids the need to budget space for features that are not being used for a particular application and gives the end-user flexibility over the type of information included.

```

#define IMAGE_TLV_INFO_MAGIC          0x6907
#define IMAGE_TLV_PROT_INFO_MAGIC     0x6908


/** Image TLV header. All fields in little endian. */
struct image_tlv_info {
    uint16_t it_magic;
    uint16_t it_tlv_tot; /* size of TLV area (including tlv_info header) */
};

/** Image trailer TLV format. All fields in little endian. */
struct image_tlv {
    uint8_t it_type; /* IMAGE_TLV_[...]. */
    uint8_t _pad;
    uint16_t it_len; /* Data length (not including TLV header). */
};
/*
 * Image trailer TLV types.
 */
#define IMAGE_TLV_KEYHASH              0x01 /* hash of the public key */
#define IMAGE_TLV_SHA256              0x10 /* SHA256 of image hdr and body */
#define IMAGE_TLV_RSA2048_PSS         0x20 /* RSA2048 of hash output */
#define IMAGE_TLV_ECDSA224            0x21 /* ECDSA of hash output - Not supported anymore */
#define IMAGE_TLV_ECDSA_SIG           0x22 /* ECDSA of hash output */
#define IMAGE_TLV_RSA3072_PSS         0x23 /* RSA3072 of hash output */
#define IMAGE_TLV_ED25519             0x24 /* ED25519 of hash output */
#define IMAGE_TLV_SIG_PURE            0x25 /* If true then any signature found has been
                                           calculated over image directly. */
#define IMAGE_TLV_ENC_RSA2048         0x30 /* Key encrypted with RSA-OAEP-2048 */
#define IMAGE_TLV_ENC_KW              0x31 /* Key encrypted with AES-KW-128 or
                                           256 */
#define IMAGE_TLV_ENC_EC256          0x32 /* Key encrypted with ECIES-P256 */
#define IMAGE_TLV_ENC_X25519         0x33 /* Key encrypted with ECIES-X25519 */
#define IMAGE_TLV_DEPENDENCY          0x40 /* Image depends on other image */
#define IMAGE_TLV_SEC_CNT             0x50 /* security counter */

```

2 Bootloader overview

For the firmware update use case, the metadata about the staged image, whether you perform an upgrade is tracked in the “Image Trailer”. This information is located at the end of each “slot” in use and is shown as follows:



Note: See [MCUboot documentation](#) for more information.

3 Adding Edge Protect Bootloader to ModusToolbox™ code examples

3 Adding Edge Protect Bootloader to ModusToolbox™ code examples

The ModusToolbox™ [Edge Protect Bootloader](#) is available as a code example and can be used together with any other PSOC™ Edge MCU code example. It consists of the *proj_bootloader* directory, which contains the bootloader application. This bootloader application depends on the *ifx-mcuboot-pse84* library and it supports the *Edge Protect Bootloader* solution personality of the Device Configurator.

The following steps demonstrate how to add the *proj_bootloader* to the [Hello world](#) code example. Follow the same steps to add it to other code examples.

Note: *Some code examples, such as [Basic secure application](#) have preconfigured bootloader personality for default use cases, and therefore, you need not perform the steps (7 to 13) required for configuring the bootloader personality. Such code examples will contain reference to the Edge Protect Bootloader compatibility in their README.md file.*

1. Create two applications: [Hello world](#) and [Edge Protect Bootloader](#) in your workspace




Figure 5 Create two applications

2. In the ModusToolbox™ Project Explorer, right click on the **PSOC_Edge_Protect_Bootloader.proj_bootloader** and copy it




Figure 6 Copy proj_bootloader

3 Adding Edge Protect Bootloader to ModusToolbox™ code examples

- 3. Paste it to the root of **Hello world** as shown in [Figure 7](#)




Figure 7 Paste the proj_bootloader to the application folder

- 4. While pasting, you need to rename the project as *<application-name>.proj_bootloader* and provide the absolute path to proj_bootloader, such as *<application-path>\proj_bootloader*




Figure 8 Rename the proj_bootloader while pasting

- 5. Bootloader project is now copied to Hello world application

3 Adding Edge Protect Bootloader to ModusToolbox™ code examples




Figure 9 Hello World with bootloader

- 6. Open the *Makefile* in the root of the Hello world application and add *proj_bootloader* to list of *MTB_PROJECTS* as shown below:

```
MTB_PROJECTS=proj_cm33_s proj_cm33_ns proj_cm55 proj_bootloader
```

- 7. Click on the *PSOC_Edge_Hello_World* in the *Project Explorer* and open the *Device Configurator* from the *Quick Panel* to configure the Edge Protect Bootloader solution (skip steps 7 to 13 for preconfigured code examples)




Figure 10 Open Device Configurator

- 8. In the *Device Configurator* window, enable the *Edge Protect Bootloader solution* under the *Solutions* tab

3 Adding Edge Protect Bootloader to ModusToolbox™ code examples




Figure 11 Enable Edge Protect Bootloader solution

- Click on the *fix* for *bootloader_nvmm* region not found, to add a memory region for bootloader



Figure 12 Add bootloader_nvmm region

- In the *Memory* tab of the Device Configurator, edit the *bootloader_nvmm* region in the *RRAM* memory to start from 0x00011000 offset. Adjust other user non-volatile memory (NVM) region offset accordingly




Figure 13 Edit bootloader_nvmm region

Note: Bootloader in RRAM is the default configuration. Bootloader can also be placed in the External flash region. See [Bootloader in external flash memory](#)

- Add new secondary slot regions in the external flash memory for all three projects as shown in [Figure 14](#)

3 Adding Edge Protect Bootloader to ModusToolbox™ code examples




Figure 14 Add secondary slot regions in external flash

Note: Primary and secondary slot region sizes must be the same

- Now go back to the Solutions tab and configure each application project in bootloader solution personality for primary and secondary slot regions

3 Adding Edge Protect Bootloader to ModusToolbox™ code examples




Figure 15 Configure primary and secondary slots

3 Adding Edge Protect Bootloader to ModusToolbox™ code examples

Notes:

- a. Configure the primary slot size and start offset manually in the bootloader solution personality
- b. The slot sizes and start offsets must be aligned with the slots configured in Memory tab of the Device Configurator. The primary slot size mentioned in the bootloader solution personality is combined size of image + trailer region defined in Memory tab

Table 1 Primary slot regions in the default memory map

Primary slot start offset	Primary slot size
m33s_nvm offset	m33s_nvm size +m33s_trailer size
m33_nvm offset	m33_nvm size +m33_trailer size
m55_nvm offset	m55_nvm size +m55_trailer size

- c. Select secure access for Project 0 primary slot (proj_cm33_s)

- 13. Now save your configuration. The Save action in the Device Configurator generates configuration files for the bootloader in accordance with Edge Protect Bootloader solution. After saving, you can close the Device Configurator
- 14. Open common.mk file in the root of the application and update COMBINE_SIGN_JSON value to boot_with_blldr.json generated by the configurator and save the file

```
COMBINE_SIGN_JSON?=./bsps/TARGET_${TARGET}/config/GeneratedSource/boot_with_blldr.json
```

- 15. Next, in the ModusToolbox™ IDE, generate launches for your application as shown in Figure 16. Alternatively, you can execute a make eclipse/make vscode in the terminal to regenerate the launch configurations




Figure 16 Generate launches

- 16. Compile and program the Hello world application

Note: As the bootloader is programmed to RRAM, the **BOOT SW** on your evaluation kit (EVK) must be in the "LOW/OFF" position for the application to boot.

4 Bootloader features

4 Bootloader features

4.1 Image validation

Edge Protect Bootloader (EPB) verifies the image in the primary slot (integrity and security check) or at least performs a basic sanity test to avoid booting into an empty flash region. During firmware upgrade, the upgrade image is validated before being copied into the primary slot.

During the **normal boot**, EPB performs an integrity check, by verifying the following aspects of an image:

- 32-bit magic number must be correct (IMAGE_MAGIC)
- Image must contain an image_tlv_info struct, identified by its magic (IMAGE_TLV_PROT_INFO_MAGIC or IMAGE_TLV_INFO_MAGIC) exactly following the firmware (hdr_size + img_size). If IMAGE_TLV_PROT_INFO_MAGIC is found, then after ih_protect_tlv_size bytes, another image_tlv_info with magic equal to IMAGE_TLV_INFO_MAGIC must be present
- Image must contain an SHA256 TLV
- Calculated SHA256 must match SHA256 TLV contents

When **secure boot** is enabled in the EPB, it performs additional signature verification of the images:

- The bootloader verifies that an image is signed with a private key that corresponds to the embedded KEYHASH TLV. The bootloader can have one or more public keys embedded in it at build time

Secure boot in EPB can be enabled by enabling the "Validate boot slot" and "Validate upgrade slot" options in the bootloader solution. Provide the path to the OEM private key to be used to sign the application.

Note: The private key used for signing should correspond to the OEM key provisioned into the device. See [AN237849 – Getting started with PSOC™ Edge security](#) for more information on provisioning.




Figure 17 Enable image validation for secure boot

To enable the full secure boot chain, the EPB image itself should be signed, enable this option by selecting the "Enable Bootloader Signing" option in the bootloader solution.

4 Bootloader features




Figure 19 Upgrade by overwrite

This is the default upgrade mode selected by the bootloader solution and can be configured as shown in [Figure 20](#).




Figure 20 Select the overwrite upgrade mode

The upgrade slots must be allocated and linked in the bootloader solution as described in [Adding Edge Protect Bootloader to ModusToolbox™ code examples](#).

The upgrade image should be compiled by using the `boot_with_bldr_upgr.json` JSON file generated by the bootloader solution. Make this change in the `common.mk` file found at the root of your application.

```
COMBINE_SIGN_JSON?= ./bsps/TARGET_${TARGET}/config/GeneratedSource/boot_with_bldr_upgr.json
```

4.2.2 Upgrade by swap

In a swap-based upgrade, the images are swapped between the two slots (primary and secondary) and rollback is possible in case of faulty upgraded image.

In swap mode, the content of the primary slot is copied into the secondary slot and at the same time, the content of the secondary slot is copied into the primary slot. Doing so, both versions of the application are preserved on the device until the upgraded firmware swapped to the primary slot confirms it is operational.

4 Bootloader features

Edge Protect Bootloader (EPB) initiates the revert procedure and rollback to the previous firmware to the primary slot if the upgraded image is faulty and does not boot.

In this process, the bootloader performs a “test” swap of image first and boots to the upgrade image. The new image can then mark itself as “OK”. When this happens, the swap is made “permanent”. If this does not happen, the bootloader will perform a “revert” swap during the next boot by swapping the image(s) back into its original location(s) and attempting to boot the old image(s). **Image OK** is a single byte in the image trailer indicating whether the image in this slot has been confirmed as good by the user (0x01=confirmed; 0xff=not confirmed). See more details at [MCUboot](#).

EPB uses a swap scratch region for swapping the contents between primary and secondary slot, and a swap status region in RRAM for saving the status.




Figure 21 Swap upgrade

The following sections describe how to enable swap upgrade mode in EPB:

1. Allocate the upgrade slots and link in the bootloader solution as described in [Adding Edge Protect Bootloader to ModusToolbox™ code examples](#)
2. Create new memory regions for swap_status and swap_scratch region as shown in [Figure 22](#)

4 Bootloader features

Region Id	Domain	Offset	Size	Description
extended_boot_reserved	reserved (Domain 5)	0x00000000	0x00011000 (68 KB)	
bootloader_nvm	M33S (Domain 0)	0x00011000	0x00028000 (160 KB)	
swap_status	M33S (Domain 0)	0x00039000	0x00004000 (16 KB)	
UNALLOCATED	<NONE>	0x0003D000	0x0002D000 (180 KB)	
reserved_region	reserved (Domain 5)	0x0006A000	0x00016000 (88 KB)	
				USED: (332 KB) FREE: (180 KB)

Region Id	Domain	Offset	Size	Description
swap_scratch	M33S (Domain 0)	0x00000000	0x00040000 (256 KB)	
UNALLOCATED	<NONE>	0x00040000	0x000C0000 (768 KB)	
m33s_nvm	M33S (Domain 0)	0x00100000	0x00200000 (2 MB)	CM33 secure image including non-secure callable region
m33s_trailer	M33S (Domain 0)	0x00300000	0x00040000 (256 KB)	CM33 secure trailer
m33_nvm	M33 (Domain 1)	0x00340000	0x00200000 (2 MB)	CM33 image
m33_trailer	M33 (Domain 1)	0x00540000	0x00040000 (256 KB)	CM33 trailer
m55_nvm	M55 (Domain 2)	0x00580000	0x002C0000 (2.75 MB)	CM55 image
m55_trailer	M55 (Domain 2)	0x00840000	0x00040000 (256 KB)	CM55 trailer
m33s_upgrade_slot	M33S (Domain 0)	0x00880000	0x00240000 (2.25 MB)	secondary slot for cm33 secure app
cm33_upgrade_slot	M33 (Domain 1)	0x00AC0000	0x00240000 (2.25 MB)	secondary slot for CM33 non secure app
cm55_upgrade_slot	M55 (Domain 2)	0x00D00000	0x00300000 (3 MB)	secondary slot for CM55 app
				USED: (15.25 MB) FREE: (768 KB)

Figure 22 Add swap_status and swap_scratch

Note: The swap_status region must be in RRAM. The swap_scratch region is recommended to be in the external flash and must be at least 1 erase sector size

3. Select the upgrade mode as swap in the bootloader solution and link the swap status and scratch regions as shown in Figure 23

4 Bootloader features

Name	Value
<ul style="list-style-type: none"> Documentation <ul style="list-style-type: none"> Edge Protect Bootloader documentation EdgeProtect Bootloader Configuration Overview MCUBoot config <ul style="list-style-type: none"> Upgrade mode swap Logging level dbg FIH level off Image count 3 Validate boot slot <input type="checkbox"/> Validate upgrade slot <input type="checkbox"/> Measured boot <input type="checkbox"/> HW rollback protection <input type="checkbox"/> Dependency check <input type="checkbox"/> Stage SE RAM App <input type="checkbox"/> Watchdog <input type="checkbox"/> Bootloader Application Configuration <ul style="list-style-type: none"> Bootloader project name proj_bootloader Input hex file path ../../../../build/project_hex/proj_bootloader.hex Output hex file path ../../../../build/project_hex/proj_bootloader_signed.hex OEM private key path ../../../../keys/oem_private_key_0.pem Bootloader NVM Region <input checked="" type="checkbox"/> Bootloader SRAM load <input type="checkbox"/> Enable Bootloader Signing <input type="checkbox"/> Swap Status Region <input type="checkbox"/> swap_status (Memory Region 28) Scratch Region <input type="checkbox"/> swap_scratch (Memory Region 27) 	

Figure 23 Configure swap mode

The upgrade image should be compiled by using the `boot_with_bldr_upgr.json` generated by the bootloader solution:

```
COMBINE_SIGN_JSON?=../../bsps/TARGET_${TARGET}/config/GeneratedSource/boot_with_bldr_upgr.json
```

See [BTSTACK OTA](#) code example for a demonstration of firmware update using swap mode.

4.3 Downgrade prevention

Downgrade prevention is a feature, which ensures that only firmware with a higher version or security counter can replace an existing image. This safeguard against malicious attempts to revert the device to a potentially vulnerable older version.

There are two types of downgrade prevention:

- Software-based downgrade prevention
- Hardware-based downgrade prevention

4 Bootloader features

4.3.1 Software-based downgrade prevention

Software-based downgrade prevention compares image version numbers to block installations of older firmware. This feature works exclusively with the overwrite-based image update strategy.

This feature can be enabled in the bootloader solution as shown in [Figure 24](#).




Figure 24 Enable software downgrade prevention

Additionally, set the image versions for each application image as shown in [Figure 25](#).

4 Bootloader features




Figure 25 Set image versions

When this feature is enabled, Edge Protect Bootloader will reject the firmware update if the update image contains a lower major/minor/patch version. For example, if the current image version is 1.2.3 and the update image contains version 1.2.2, the firmware update will be rejected.

If there are multiple images and only some images are getting updated, you can set the image version dependency of one image on another image. See more details in [Dependency check](#).

4.3.2 Hardware-based downgrade prevention

Each signed image can contain a security counter in its protected TLV area, which can be added to the image using the `-s` option of the Edge Protect Tools sign command. During the hardware-based downgrade prevention (rollback protection), the new image's security counter value will be compared with the currently active security counter, which is stored in the Secure Enclave. It is beneficial to handle this counter independently from the image version number due to the following reasons:

- No need to increase this counter value with each software release
- Allows for software downgrades to a limited extent: an older image will be accepted if its security counter matches the current value

4 Bootloader features

This feature can be enabled in the bootloader solution as shown in [Figure 26](#)




Figure 26 Enable HW rollback protection

Set *HW security counter number* and *HW security counter value*. The *HW security counter number* refers to the number of the counter cell in the device. It can be set in the range of 2 to 7, or used as is. The security counter number '1' is always used for the EPB image. The *HW security counter value* refers to the counter value that is stored in the counter. It can be set in the range of 1 to 63 or left unchanged. Writing a value to this counter is an irreversible operation. You can only add new counter values (until 63). Ensure that during the firmware update, it does not exceed this counter range, else future firmware updates will fail.

4 Bootloader features

Application 0 Configuration	
Memory Slots	
Secondary slot region	m33s_upgrade_slot (Memory Region 25)
RAM Load	
Ram load	<input type="checkbox"/>
Build & Deployment	
Project name	proj_cm33_s
Input hex file path	../../../../build/project_hex/proj_cm33_s.hex
Output hex file path	../../../../build/project_hex/proj_cm33_s_signed.hex
Signing private key path	../../../../keys/oem_private_key_0.pem
Hardware Security & Compliance	
HW security counter number	2
HW security counter value	1
Primary Slot Configuration	
Primary slot memory	Serial Memory Interface block 0, memory 1 (S25FS128S)
Primary slot offset	0x00100000
Primary slot size	0x00240000
Secure Access	<input checked="" type="checkbox"/>
Application 1 Configuration	
Memory Slots	
Secondary slot region	cm33_upgrade_slot (Memory Region 26)
RAM Load	
Ram load	<input type="checkbox"/>
Build & Deployment	
Project name	proj_cm33_ns
Input hex file path	../../../../build/project_hex/proj_cm33_ns.hex
Output hex file path	../../../../build/project_hex/proj_cm33_ns_signed.hex
Signing private key path	../../../../keys/oem_private_key_0.pem
Hardware Security & Compliance	
HW security counter number	3
HW security counter value	1
Primary Slot Configuration	
Primary slot memory	Serial Memory Interface block 0, memory 1 (S25FS128S)
Primary slot offset	0x00340000
Primary slot size	0x00240000
Secure Access	<input type="checkbox"/>
Application 2 Configuration	
Memory Slots	
Secondary slot region	cm55_upgrade_slot (Memory Region 27)
RAM Load	
Ram load	<input type="checkbox"/>
Build & Deployment	
Project name	proj_cm55
Input hex file path	../../../../build/project_hex/proj_cm55.hex
Output hex file path	../../../../build/project_hex/proj_cm55_signed.hex
Signing private key path	../../../../keys/oem_private_key_0.pem
Hardware Security & Compliance	
HW security counter number	4
HW security counter value	1

Figure 27 Configure rollback protection

4 Bootloader features

Application images can either use the same counter number or a separate counter. If the same counter is used for all images, all the image upgrades are tightly coupled to this single counter and you cannot update a single image with new counter values. If the counter value has to be changed, then update all images.

Alternatively, you can allocate one counter per image and update images independently.

4.4 Dependency check

To ensure API compliance and to avoid interoperability issues, the bootloader performs dependency checks and rejects the incompatible updates. This is a highly useful feature when there are more than one executable applications in the flash and only one of the application images is being updated. In such as scenario, this feature helps in preventing the upgrade of incompatible images.

This feature can be enabled in the Edge Protect Bootloader solution as shown in [Figure 28](#).




Figure 28 Enable dependency check

For each image, set the image version using the <major>. <minor>. <patch> format.

4 Bootloader features

Edge Protect Bootloader Solution - Parameters	
Enter filter text...	
Name	Value
Build & Deployment	
Project name	proj_cm33_s
Input hex file path	../.././../build/project_hex/proj_cm33_s.hex
Output hex file path	../.././../build/project_hex/proj_cm33_s_signed.hex
Signing private key path	../.././../keys/oem_private_key_0.pem
Image version	1.0.0
Hardware Security & Compliance	
Image dependencies	
Primary Slot Configuration	
Project 1 Configuration	
Memory Slots	
RAM Load	
Build & Deployment	
Project name	proj_cm33_ns
Input hex file path	../.././../build/project_hex/proj_cm33_ns.hex
Output hex file path	../.././../build/project_hex/proj_cm33_ns_signed.hex
Signing private key path	../.././../keys/oem_private_key_0.pem
Image version	1.0.0
Hardware Security & Compliance	
Image dependencies	(0,1.0.0)
Primary Slot Configuration	
Project 2 Configuration	
Memory Slots	
RAM Load	
Build & Deployment	
Project name	proj_cm55
Input hex file path	../.././../build/project_hex/proj_cm55.hex
Output hex file path	../.././../build/project_hex/proj_cm55_signed.hex
Signing private key path	../.././../keys/oem_private_key_0.pem
Image version	1.0.0
Hardware Security & Compliance	
Image dependencies	(1,1.0.0)
Primary Slot Configuration	

Figure 30 Set image dependencies

4.5 SRAM loading by Edge Protect Bootloader

Execution of user application from the external flash has a few drawbacks, such as lower execution speed, higher power consumption, and so on, when compared to execution from internal RAM. Bootloader supports the "RAM loading" of application for execution from internal RAM memory. In this case, the application images are programmed to persistent external flash memory, but copied into the internal RAM before execution.

4 Bootloader features




Figure 31 SRAM loading by Edge Protect Bootloader

SRAM loading by EPB can be enabled in the bootloader solution as shown in [Figure 32](#).

4 Bootloader features




Figure 32 Enable SRAM loading by EPB

The RAM loading feature requires that the application image is compiled to be executed from the internal RAM address range instead of the external flash region and using Edge Protect Tools, the compiled hex file can be signed such that the image will be programmed into the external flash region. While signing the image, a "load-address" parameter is required, which contains the address in the SRAM where the application should be

4 Bootloader features

copied to before the execution and the "hex-address" parameter indicates the address in NVM memory where the image will reside. An example of the configuration that is generated for this feature is as follows:

```

"command" : "sign",
  "inputs" :
  [
    {
      "file" : "../../../../../build/project_hex/proj_cm33_s.hex",
      "header-size": "0x400",
      "fill-value" : "0xFF",
      "slot-size" : "0x00240000",
      "overwrite-only" : true,
      "load-address" : "0x34002000",
      "hex-address" : "0x70100000"
    }
  ],
  "outputs":
  [
    {
      "file" : "../../../../../build/project_hex/proj_cm33_s_signed.hex",
      "format": "ihex"
    }
  ]

```

See the [PSOC™ Edge SRAM loading](#) code example for demonstration of SRAM loading by EPB.

Note: *The default EPB can be used to load applications to the SRAM region and execute from there. You can customize EPB to load applications into system SRAM or ITCM regions.*

4.6 Encryption support

Firmware image can be encrypted and programmed into the device memory. Edge Protect Bootloader supports the encrypted firmware when EPB runs from RRAM only. Encrypted user images must be located in the external flash memory and executed in Serial Memory Interface (SMIF) Execute in Place (XIP) mode or decrypted and loaded to SRAM for execution.

Edge Protect Bootloader supports the execution of the encrypted application in the following methods:

- Single key encryption (EPC 2)
- Multi key encryption (EPC 2)
- Secure encryption (EPC 4)

4.6.1 Single key XIP encryption (EPC 2)

In the single key encryption method, all the three application images are encrypted with the same Advanced Encryption Standard (AES) encryption key. The first application image also contains this AES encryption key and AES nonce (it is a part of the initial vector) packed to the HMAC based key derivation function (HKDF) block and stored in one of TLV in the image. For this first image, only the payload (application code part) is encrypted. The header and TLV are stored as plain data. The second and the next images are encrypted from start to end by the same (including header and TLVs) AES key and AES nonce as payload of the first image. These images are always handled by the Edge Protect Bootloader as non-encrypted.

4 Bootloader features

An ECC key pair (Key Encryption Key) is used to encrypt the encryption key, the private portion of this Key Encryption Key must be stored at a location accessible to EPB. For the default configuration, it must be stored in the RRAM (0x3203A000).

At device boot up, the Edge Protect Bootloader detects that the first image is an encrypted application with HKDF block, decodes the AES key and AES nonce from the HKDF block, initializes SMIF XIP hardware encryption block with this key and nonce values, and validates the image. If the first image is valid, then the Edge Protect Bootloader turns on SMIF XIP hardware encryption with AES key and AES nonce from the first image and validates the next images with “on the fly” SMIF XIP hardware decryption.

Note: This method is only supported with overwrite upgrade mode.




Figure 33 Single key encryption

For demonstration on how to use the single key encryption, see the [Encrypted boot](#) code example.

4 Bootloader features

4.6.2 Multi key XIP encryption (EPC 2)

Multi key SMIF XIP encryption with up to four different encrypted areas and different AES keys is supported by the Edge Protect Bootloader for PSOC™ Edge device. The SMIF IP block of the PSOC™ Edge MCU has four SMIF crypto blocks that allows it to use up to four different encrypted areas. Each SMIF crypto block can have its own AES key and nonce (random number). Each image always contains its own AES key and AES nonce (it is a part of the initial vector) packed to HKDF block and stored in one of TLV in the image. In this method, the image payload (application code part) is encrypted only. The header and image TLV are stored as plain data.

An ECC key pair (Key Encryption Key) is used to encrypt the encryption key and the private portion of this Key Encryption Key must be stored at a location accessible to EPB. For the default configuration, it must be stored in the RRAM (0x3203A000).

This method is supported with both overwrite and swap upgrade modes.

During the boot, if the Edge Protect Bootloader detects that the image is encrypted with HKDF block, it decodes the AES key and AES nonce from the HKDF block, and then initializes the SMIF XIP hardware encryption block with the corresponding key and nonce, and validates this image.

During the image validation, the Edge Protect Bootloader decrypts payload data via offline SMIF decryption using the SMIF crypto block. The image header and TLVs are read as plain data. After validation of all images, the Edge Protect Bootloader applies the AES key and the AES nonce for the appropriate SMIF crypto block (the number of the crypto block is equal to "image number - 1"). The size of the encrypted area handled by the current crypto block is equal to the image slot size.

Note: *Multi key XIP encryption has strict requirements for encryption region size and start address. The slot size of the application must be a perfect power-of-two number. The start address of the application image must be a multiple of its slot size, i.e., $start_address = N * size$.*

4 Bootloader features





Figure 34 Multi key encryption

The following section describes how to enable multi key encryption for a ModusToolbox™ code example. As a prerequisite, provision the device to enable secure boot as described in [AN237849 – Getting started with PSOC™ Edge security](#)

After following the steps from [Adding Edge Protect Bootloader to ModusToolbox™ code examples](#), perform the following steps to use multi key encryption in your code example.

1. Enable image validation as described in [Image validation](#) section
2. Create a region for the private portion of key encryption key (kek_region) in RRAM

4 Bootloader features



Region Id	Domain	Offset	Size	Descri
extended_boot_reserved	reserved (Domain 5)	0x00000000	0x00011000 (68 KB)	
bootloader_nvm	M33S (Domain 0)	0x00011000	0x00028000 (160 KB)	
kek_region	M33S (Domain 0)	0x00039000	0x00001000 (4 KB)	
UNALLOCATED	<NONE>	0x0003A000	0x00021000 (132 KB)	

Figure 35 Add region for KEK in RRAM

3. Generate an ECC key pair in the PEM format using the edgeprotecttools

```
edgeprotecttools create-key --key-type ECDSA-P256 --output keys/enc-ec256-priv.pem keys/enc-ec256-pub.pem
```

4. Convert the PEM private key to DER-PKCS8 format and store in a bin file

```
edgeprotecttools convert-key -k keys/enc-ec256-priv.pem -o keys/enc-ec256-priv.bin -f DER-PKCS8
```

5. Program the private key to the device by using programming tools at the start address of the "kek_region"

```
<openocd-install-path>/openocd.exe -s scripts -f interface/kitprog3.cfg -f target/infineon/pse84xgxs2.cfg -c "init; reset init; flash write_image keys/enc-ec256-priv.bin <kek_region_start address>; reset; shutdown"
```

6. Set the encryption mode to **XIP encryption multi AES keys (+ ECIES P256)**

4 Bootloader features

Edge Protect Bootloader Solution - Parameters	
Enter filter text...	
Name	Value
Edge Protect Bootloader documentation	EdgeProtect Bootloader Configuration Overview
<ul style="list-style-type: none"> MCUBoot config <ul style="list-style-type: none"> Upgrade mode: overwrite Logging level: dbg FIH level: off Image count: 3 Validate boot slot: <input checked="" type="checkbox"/> Validate upgrade slot: <input checked="" type="checkbox"/> Measured boot: <input type="checkbox"/> HW rollback protection: <input type="checkbox"/> Dependency check: <input type="checkbox"/> SW downgrade prevention: <input type="checkbox"/> Encryption <ul style="list-style-type: none"> Image encryption: XIP encryption multi AES keys (+ ECIES P256) Public Key Encryption Key(KEK) path: ../../../../keys/enc-ec256-pub.pem Stage SE RAM App: <input type="checkbox"/> Watchdog: <input type="checkbox"/> 	

Figure 36 Enable multi key encryption

7. Generate AES key for each image using edgeprotecttools

```
edgeprotecttools create-key --key-type AES128 --output keys/gen_aes_key.bin
```

8. Set the AES128 key path for each image

4 Bootloader features

<ul style="list-style-type: none"> ▼ Project 0 Configuration > Memory Slots > RAM Load ▼ Build & Deployment (?) Project name (?) Input hex file path (?) Output hex file path (?) Signing key ID (?) Signing private key path (?) AES128 Data Encryption Key(DEK) path > Primary Slot Configuration ▼ Project 1 Configuration > Memory Slots > RAM Load ▼ Build & Deployment (?) Project name (?) Input hex file path (?) Output hex file path (?) Signing key ID (?) Signing private key path (?) AES128 Data Encryption Key(DEK) path > Primary Slot Configuration ▼ Project 2 Configuration > Memory Slots > RAM Load ▼ Build & Deployment (?) Project name (?) Input hex file path (?) Output hex file path (?) Signing key ID (?) Signing private key path (?) AES128 Data Encryption Key(DEK) path > Primary Slot Configuration 	<pre> proj_cm33_s .././../build/project_hex/proj_cm33_s.hex .././../build/project_hex/proj_cm33_s_signed.hex 1 .././../keys/oem_private_key_0.pem .././../keys/aes_key_1.bin proj_cm33_ns .././../build/project_hex/proj_cm33_ns.hex .././../build/project_hex/proj_cm33_ns_signed.hex 1 .././../keys/oem_private_key_0.pem .././../keys/aes_key_2.bin proj_cm55 .././../build/project_hex/proj_cm55.hex .././../build/project_hex/proj_cm55_signed.hex 1 .././../keys/oem_private_key_0.pem .././../keys/aes_key_3.bin </pre>
---	--

Figure 37 Set encryption key path

9. To meet the correct size and start address requirements of this method, update the applications memory regions. In the following example, all upgrade images have size = 0x100000

4 Bootloader features

Serial Memory Interface block 0, memory 1 (S25FS128S) 16 MB					
Region Id	Domain	Offset	Size	Description	
m33s_nvmm	M33S (Domain 0)	0x00100000	0x000c0000 (768 KB)	CM33 secure image including non-secure callable reg	
m33s_trailer	M33S (Domain 0)	0x001c0000	0x00040000 (256 KB)	CM33 secure trailer	
m33_nvmm	M33 (Domain 1)	0x00200000	0x000c0000 (768 KB)	CM33 image	
m33_trailer	M33 (Domain 1)	0x002c0000	0x00040000 (256 KB)	CM33 trailer	
m55_nvmm	M55 (Domain 2)	0x00300000	0x000c0000 (768 KB)	CM55 image	
m55_trailer	M55 (Domain 2)	0x003c0000	0x00040000 (256 KB)	CM55 trailer	
m33s_upgrade	M33S (Domain 0)	0x00400000	0x00100000 (1 MB)		
m33_upgrade	M33 (Domain 1)	0x00500000	0x00100000 (1 MB)		
m55_upgrade	M55 (Domain 2)	0x00600000	0x00100000 (1 MB)		
UNALLOCATED	<NONE>	0x00700000	0x00900000 (9 MB)		
		0x01000000	USED: (6 MB) FREE: (10 MB)		

Figure 38 Memory map for multi key encryption

4.6.3 Secure encryption (EPC 4)

On EPC 4 devices, a software key-based encryption mechanism is supported which is compliant with the Platform Security Architecture (PSA) L4 certification requirement. For this use case, the private portion of the Key Encryption Key (KEK) must be provisioned into the device using the "user keys" section of the OEM policy file. This method uses the AES CMAC algorithm for encryption.

This flow can only be used when the images are loaded into SRAM and executed from there.

Note: Secure Enclave cipher key allows only 100000 encrypt/decrypt operations, as a result the image size is limited to 1.6 MB.

The following section describes how to enable secure encryption.

1. Use the [SRAM loading](#) code example for the demonstration of this feature. Follow the instructions in the README.md file to create and add the bootloader project
2. Enable image validation as described in [Image validation](#) section
3. Generate the Key Encryption Key using the following:

```
edgeprotecttools create-key --key-type ECDSA-P256 --output keys/enc-ec256-priv.pem keys/enc-ec256-pub.pem
```

4. Enable encryption mode **SE RT encryption** in the bootloader solution as shown in [Figure 39](#). Provide the KEK path and Key ID in decimal

4 Bootloader features




Figure 39 Enable secure encryption

5. Generate the AES keys for each image using edgeprotecttools

```
edgeprotecttools create-key --key-type AES128 --output keys/aes_key.bin
```

6. Set the AES128 key paths for each image as shown in [Figure 40](#)

4 Bootloader features

Project 0 Configuration	
> Memory Slots	
> RAM Load	
< Build & Deployment	
(?) Project name	proj_cm33_s
(?) Input hex file path	../../build/project_hex/proj_cm33_s.hex
(?) Output hex file path	../../build/project_hex/proj_cm33_s_signed.hex
(?) Signing key ID	1
(?) Signing private key path	../../keys/oem_private_key_0.pem
(?) AES128 Data Encryption Key(DEK) path	../../keys/aes_key_1.bin
> Primary Slot Configuration	
Project 1 Configuration	
> Memory Slots	
> RAM Load	
< Build & Deployment	
(?) Project name	proj_cm33_ns
(?) Input hex file path	../../build/project_hex/proj_cm33_ns.hex
(?) Output hex file path	../../build/project_hex/proj_cm33_ns_signed.hex
(?) Signing key ID	1
(?) Signing private key path	../../keys/oem_private_key_0.pem
(?) AES128 Data Encryption Key(DEK) path	../../keys/aes_key_2.bin
> Primary Slot Configuration	
Project 2 Configuration	
> Memory Slots	
> RAM Load	
< Build & Deployment	
(?) Project name	proj_cm55
(?) Input hex file path	../../build/project_hex/proj_cm55.hex
(?) Output hex file path	../../build/project_hex/proj_cm55_signed.hex
(?) Signing key ID	1
(?) Signing private key path	../../keys/oem_private_key_0.pem
(?) AES128 Data Encryption Key(DEK) path	../../keys/aes_key_3.bin
> Primary Slot Configuration	

Figure 40 Set encryption key path

7. Provision the device with the private portion of the KEK in provisioning policy. The key information must be included in the user_keys section of the OEM policy as shown in the following:

```

{
  "kid": {
    "description": "The ID of the key in the PSA vault. The value between '0x40000000'
and '0x7FFFFFFF'",
    "value": "0x40000019"
  },
  "alg": {
    "description": "Key algorithm",
    "applicable_conf": "ECDSA, RSA, AES-CTR, AES-CBC, AES-ECB, ECDH, HKDF_ALG_SHA_256,
NONE",
  }
}

```

4 Bootloader features

```

    "value": "ECDH"
  },
  "use": {
    "description": "Key usage flags are encoded in a bitmask (usage example SIGN|
    ENCRYPT)",
    "applicable_conf": "EXPORT, COPY, CACHE, ENCRYPT, DECRYPT, SIGN_MESSAGE,
    VERIFY_MESSAGE, SIGN_HASH, VERIFY_HASH, DERIVE, VERIFY_DERIVATION",
    "value": "DERIVE"
  },
  "key": {
    "description": "Path to the key file in PEM, DER, or JWK format",
    "value": "../keys/enc-ec256-priv.pem"
  },
  "owner": {
    "description": "Key owner identifier. The value between '-2147483648' and
    '2147483647'",
    "value": 0
  }
}

```

Where,

kid = Contains *key_id* equal to $0x40000000 + \text{ecdh_key_id}$

alg = Set to *ECDH*

use = Set to *DERIVE*

key = Path to the private key

owner = Set to *0*

Provision the device with the updated policy as follows:

```

edgeprotecttools -t pse8xs4 provision-device --policy policy/policy_oem_provisioning.json
--key keys/OEM_ROT_0_PRIV.pem

```

Note: As a prerequisite, transfer the device ownership via provisioning, see the [AN237849 – Getting started with PSOC™ Edge security](#)

Note: A policy file which contains the same user keys cannot be provisioned more than one time. Edge Protect Tools "factory-reset" command can be used to erase the user keys in the device if required

4.7 Measured boot and data sharing

MCUboot defines a mechanism for sharing boot status information (also known as "measured boot") and an interface for sharing application-specific information with the run-time software. If any of these are enabled, the target must provide a shared data area between the bootloader and run-time firmware. In the shared memory area, all data entries are stored in a type-length-value (TLV) format. Before adding the first data entry, the whole area is overwritten with zeros and a TLV header is added at the beginning of the area during an initialization phase.

4 Bootloader features

The device may need to prove the integrity of its software to a remote party or to local systems on the same board. A prerequisite for attesting the platform state is to create measurements of loaded code and data on each boot. The measurements are then securely stored either in the trusted firmware or a security subsystem. Any measured boot mechanism must assure the integrity of such firmware and make it part of an overall chain of trust. A remote party or local application can use the list of measurements to help validate the specific software identity of the platform.

When the measured boot configuration is enabled, the `--boot-record` argument must be used during the Edge Protect Tools image signing process. This argument adds a `BOOT_RECORD` TLV to the image manifest. The TLV consists of the following information about the image in Concise Binary Object Representation (CBOR) encoded format.

- Software type (role of the software component)
- Software version
- Signer ID (identifies the signing authority)
- Measurement value (hash of the image)
- Measurement type (algorithm used to calculate the measurement value)

The `sw_type` string that passes as the `--boot-record` option's parameter will be the value of the "Software type" attribute in the generated `BOOT_RECORD` TLV.

Measured boot and data sharing feature by the bootloader is used by other components, such as Trusted Firmware-M (TFM) for attestation services.

For more information about this topic, see [MCUboot documentation](#).

Measured boot can be enabled in the Edge Protect Bootloader solution.




Figure 41 Enable measure boot

See the TFM attestation code examples for [EPC 2](#) and [EPC 4](#) demonstration of how to use this feature along with TF-M.

4 Bootloader features

4.8 Serial logging

The bootloader logs the status and reports over the serial port during the boot and upgrade process. The logs are printed over an UART port and are determined based on the log levels that are set during the compile time.

This is a configurable feature that can be enabled/disabled during compile time.

Five levels of logging are supported and are as follows:

```
MCUBOOT_LOG_LEVEL_OFF (0)
MCUBOOT_LOG_LEVEL_ERROR (1)
MCUBOOT_LOG_LEVEL_WARNING (2)
MCUBOOT_LOG_LEVEL_INFO (3)
MCUBOOT_LOG_LEVEL_DEBUG (4)
```

Logging level can be configured in the bootloader solution as shown in Figure 42.




Figure 42 Set EPB log level

4.9 Fault Injection Hardening (FIH)

To mitigate hardware-based fault injection attacks (for example, power glitching, EM pulses) aimed at executing unauthorized code, MCUboot incorporates software countermeasures. These attacks exploit induced CPU behavior changes, such as skipped instructions, modified registers, corrupted memory reads, or altered instruction decoding to bypass security mechanisms.

While these software countermeasures enhance resistance to fault injection attacks, they do not provide absolute protection. Their activation is controlled by the MCUBOOT_FIH_PROFILE_* macros, offering four protection levels: none, moderate, medium, and maximum. These countermeasures are primarily integrated into the core MCUboot code base (<ifx-mcuboot-pse84>/<version>/boot/bootutil/src), focusing on critical code paths susceptible to fault injection.

The fault injection mitigation library has support for different measures, which can either be enabled/disabled separately or by defining one of the MCUBOOT_FIH_PROFILES.

4 Bootloader features




Figure 43 Set the FIH level in the bootloader solution

4.10 SE RT services update

In EPC 4 devices, the Secure Enclave runtime services (SE RT) library can be updated using the SE RAM App staging feature of EPB. This feature allows to use the EPB to stage the SE RT Services update RAM application from a persistent storage region and indicate to the ROM Boot to execute it. The SE RAM App must be placed in a storage region (using OTA or other mechanism). During boot up, the EPB checks the storage region for the presence of the RAM application. It then copies the application from the storage region to the specified RAM address. EPB then notifies the ROM Boot about the staged SE RAM application. It then performs a soft reset to transfer control to the ROM Boot. ROM Boot takes control and executes the RAM application. After completion, control is transferred to EPB. EPB takes control and checks the RAM App execution status. It then erases the RAM App from the storage region to prevent it from being staged again.

This feature can be enabled in the bootloader solution as follows:

1. Select *SE RAM App staging storage region* and choose a memory region where the RAM application will be stored
2. Select *SE RAM App staging RAM address* and specify the target RAM address where the application will be copied for execution

4 Bootloader features




Figure 44 Enable SE RAM App staging

Note: See the [PSOC™ Edge provisioning specification](#) for more details on SE RAM application staging and execution.

5 Bootloader in different memories

5 Bootloader in different memories

Bootloader can be executed from the different memories supported on the device, such as RRAM, external flash, and internal RAM memory. The following sections describe how to configure the Edge Protect Bootloader to execute from different memories.

5.1 Bootloader in SRAM

The Edge Protect Bootloader image, which is programmed to NVM memory can be loaded and executed from the SRAM at device boot up. The SRAM loading in this case is done by the Extended Boot. To enable the SRAM loading of the bootloader image, follow these steps:

1. The bootloader image must be compiled to execute from the SRAM memory. This requires changes to the existing linker files. Preconfigured linkers are provided with the [Edge Protect Bootloader](#) code example. Copy the linker from the <EPB-application-dir>/templates/<TARGET>/COMPONENT_CM33/<TOOLCHAIN>/bootloader_sram.ld to the BSP directory of the code example <application-dir>/bsps/<TARGET>/COMPONENT_CM33/<TOOLCHAIN>/bootloader_sram.ld
2. Enable the SRAM loading of the EPB in the bootloader solution as shown in [Figure 45](#)




Figure 45 Enable bootloader in SRAM

3. Add region in SRAM memory for bootloader image by clicking on fix as shown in [Figure 46](#)




Figure 46 Add bootloader_sram_code region

4. Edit the offset of the bootloader to start from 0x00008000 offset. Adjust other memory regions in SRAM as required

5 Bootloader in different memories




Figure 47 Allocate bootloader_sram_code in the SRAM

Note: The bootloader_sram_code region should be placed with 0x00008000 offset from the start in SRAM. Size of bootloader_sram_code has to be at least the size-generated bin file. To fit this region, you must resize other regions in the SRAM.

5.2 Bootloader in external flash memory

The Edge Protect Bootloader is placed in RRAM for the default use case demonstrations. For the EPB to be placed in the External flash memory, follow these steps:

1. Move the "bootloader_nvmm" region in the **Memory** tab of the Device Configurator from RRAM to the Serial Memory Interface block as shown in Figure 48. Specify the offset 0x00100000

5 Bootloader in different memories




Figure 48 Move region to external flash

Note: The "bootloader_nvmm" region must start at 0x00100000 offset to be successfully launched by the Extended Boot. If you want to place your first application in offsets other than 0x00100000, then provision the device with an updated OEM policy file. This topic is out of the scope of this document

2. Resize other application in the external memory to accommodate the bootloader image

5 Bootloader in different memories




Figure 49 Bootloader in external flash

3. Update the primary slots information for applications in the bootloader solution

5 Bootloader in different memories

Edge Protect Bootloader Solution - Parameters	
Enter filter text...	
Name	Value
> MCUBoot config	
> Bootloader Configuration	
▼ Project 0 Configuration	
> Memory Slots	
> RAM Load	
> Build & Deployment	
▼ Primary Slot Configuration	
(?) Primary slot memory	Serial Memory Interface block 0, memory 1 (S25FS128S)
(?) Primary slot offset	0x00140000
(?) Primary slot size	0x00200000
(?) Secure Access	<input checked="" type="checkbox"/>
▼ Project 1 Configuration	
> Memory Slots	
> RAM Load	
> Build & Deployment	
▼ Primary Slot Configuration	
(?) Primary slot memory	Serial Memory Interface block 0, memory 1 (S25FS128S)
(?) Primary slot offset	0x00340000
(?) Primary slot size	0x00240000
(?) Secure Access	<input type="checkbox"/>
▼ Project 2 Configuration	
> Memory Slots	
> RAM Load	
> Build & Deployment	
▼ Primary Slot Configuration	
(?) Primary slot memory	Serial Memory Interface block 0, memory 1 (S25FS128S)
(?) Primary slot offset	0x00580000
(?) Primary slot size	0x00300000
(?) Secure Access	<input type="checkbox"/>

Figure 50 Update the bootloader solution parameters

4. If you had previously compiled your application, delete the veneer files in the proj_cm33_s directory, as you have now relocated your proj_cm33_s application. This is not required, as this application is not compiled before

5 Bootloader in different memories



Figure 51 Delete veneer file

Note: When using the Extended Boot to launch an image from an external flash, the *BOOT SW* on your EVK must be in the ON/HIGH position

5.3 Bootloader in RRAM

The bootloader in RRAM is the default configuration of the EPB and instructions to configure it are covered in [Adding Edge Protect Bootloader to ModusToolbox™ code examples](#).

6 Octal SPI flash memory support

6 Octal SPI flash memory support

Edge Protect Bootloader supports booting applications from the external Octal SPI flash. To enable Octal SPI support, follow these instructions:

1. In the QSPI Configurator, select the OSPI Memory Part Number and select the configuration as needed. Disable the Quad SPI memory. An example configuration for OSPI supported by the PSOC™ Edge EVK is shown in [Figure 52](#)




Figure 52 Enable the OSPI flash in QSPI Configurator

2. Allocate the memory regions for the applications in **Memory** tab of the Device Configurator




Figure 53 Allocate memory for Octal flash memory

Note: The region IDs are used in the default linker files. If the region ID is changed, update the linker files for the respective applications

3. Update primary and secondary slot information in the bootloader solution

6 Octal SPI flash memory support




Figure 54 Update slot information in bootloader solution

- In the Device Configurator's **Peripherals** tab, choose the QSPI 0 Core 0




Figure 55 Click on QSPI 0 Core 0

- Make the following changes in the **Parameters** view of QSPI Core 0

6 Octal SPI flash memory support




Figure 56 Configure for OSPI flash

References

References

Application notes

- [1] Infineon Technologies AG: *AN237849 – Getting started with PSOC™ Edge security*; [Available online](#)
- [2] Infineon Technologies AG: *AN235935 – Getting started with PSOC™ Edge E84 on ModusToolbox™ software*; [Available online](#)

Code examples

- [3] Infineon Technologies AG: *PSOC™ Edge MCU: Edge Protect Bootloader*; [Available online](#)
- [4] Infineon Technologies AG: *PSOC™ Edge MCU: Hello world*; [Available online](#)
- [5] Infineon Technologies AG: *PSOC™ Edge MCU: Basic secure application*; [Available online](#)
- [6] Infineon Technologies AG: *PSOC™ Edge MCU: SRAM loading*; [Available online](#)
- [7] Infineon Technologies AG: *PSOC™ Edge MCU: BTSTACK OTA*; [Available online](#)

Library on GitHub

- [8] Infineon Technologies AG: *MCUboot*; [Available online](#)

Webpage

- [9] Infineon Technologies AG: *PSOC™ Edge Arm® Cortex® M55/M33*; [Available online](#)

Glossary

Glossary

AES

Advanced Encryption Standard

CM33

Arm® Cortex® M-33

CM55

Arm® Cortex® M-55

CoT

chain of trust

CPU

central processing unit

ECC

elliptic curve cryptography

EPB

Edge Protect Bootloader

EPC

Edge Protect Category

FIH

Fault Injection Hardening

HKDF

HMAC based key derivation function

HMAC

hash based message authentication code

MPC

memory protection controller

NSPE

Non Secure Processing Environment

OEM

Original Equipment Manufacturer

PEM

Privacy Enhanced Mail

PPC

peripheral protection controller

PSA

Platform Security Architecture

Glossary

RoT

root of trust

RRAM

Resistive Random Access Memory

SE

Secure Enclave

SE RAM App

Secure Enclave RAM application

SE RT service

Secure Enclave Run-Time services

SMIF

Serial Memory Interface

SPE

Secure Processing Environment

SPI

Serial Peripheral Interface

SRAM

Static Random Access Memory

TLV

Tag Length Value

XIP

Execute in Place

Revision history

Revision history

Document revision	Date	Description of changes
**	2025-10-14	Initial release
*A	2025-11-20	Minor edits throughout the document

Trademarks

Trademarks

PSOC™, formerly known as PSoC™, is a trademark of Infineon Technologies. Any references to PSoC™ in this document or others shall be deemed to refer to PSOC™.

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2025-11-20

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2025 Infineon Technologies AG

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

IFX-xsi1749709219082

Important notice

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.