

THIS SPEC IS OBSOLETE

Spec No: 001-38008

Spec Title: PSOC(R) 1 SWITCH MODE PUMP (SMP) - AN2097

Sunset Owner: Rajiv Vasanth Badiger (RJVB)

Replaced By: NONE

AN2097

PSoC® 1 Switch Mode Pump (SMP)

Author: Mohana Koteeswaran

Associated Project: No

Associated Part Family: CY8C29x66, CY8C27x43, CY8C24x23A,CY8C21x34,CY8C21x23, CY8C28xxx, CY8C22xxx, CY7C603xx,CYWUSB6953,CY8CNP1xx

Software Version: NA

This Application Note gives a brief tutorial of the Switched Mode Pump (SMP) operation, describes the PSoC 1 SMP, and outlines PSoC 1 SMP performance for 3.3 V and 5 V.

OBSOLETE

Introduction


Many applications operate from a low-voltage source, but still need a higher regulated voltage. The SMP is a boost converter with flyback topology that converts a low voltage to a higher voltage. The control loop allows regulation to the desired value. This application note includes:

- A brief tutorial on the boost-converter operation
- Implementation of the SMP in PSoC Designer™
- Performance of the SMP for 3.3 V and 5 V applications

Boost Converter Tutorial

The boost converter uses a switching device to transfer power from a battery through an inductor as an energy storage device to the filter capacitor and load. This is shown in Figure 1:

Figure 1. Boost Converter Circuit



When the switch is closed (storage phase), the input voltage is applied to the inductor. The inductor current (I_{IN}) increases linearly as shown in Equation 1:

$$I_{in}(t) = \frac{V \cdot t_1}{L}$$ **Equation 1**

The diode prevents the filter capacitor from discharging into the switch, Q1. The energy stored in the inductor while the storage phase is given by


$$E = \frac{1}{2} L I_{in}^2$$ **Equation 2**

When the switch is opened, the inductor current continues to flow in the same direction; this causes the voltage at node V_{SMP} to "flyback" to a voltage higher than the capacitor voltage. This triggers the diode to start conducting, which in turn allows the charge stored in the inductor to be transferred into the filter capacitor. Equation 3 shows the transfer of power in the boost converter:

$$\frac{1}{2} C V_{new}^2 = \frac{1}{2} L I_{in}^2 + \frac{1}{2} C V_{old}^2$$ **Equation 3**

Voltage and current waveforms for the standard form of the boost converter are shown in Figure 2:

Figure 2. Voltage and Current Waveforms in a Boost Converter



Unless the output voltage V_{CC} is controlled, this boosting goes on indefinitely until something breaks. A feedback circuit switches off the oscillator driving the switching transistor to implement this control.


PSoC Implementation

The PSoC implementation of the Switch Mode Pump is shown in Figure 4. In the PSoC device, the voltage control loop compares the voltage V_{CC} with the SMP trip voltage. The SMP trip voltage can be set either in the "Trip Voltage [LVD (SMP)]" entry of Global Resources in the Device Editor or by setting the VM [2:0] bits in the Voltage Monitor Control Register (VLT_CR) in the user's code. The SMP must be enabled either in the Device Editor or by writing 0 to the SMP bit (bit 7) of the VLT_CR.

Figure 3. Global Resource Settings


SwitchModePump	ON
Trip Voltage [LVD (SMP)]	4.64V (5.00V)
Supply Voltage	5.0V

Figure 4. SMP using Feedback Loop in PSoC



The comparator compares the V_{CC} voltage with the SMP trip voltage. When the trip voltage (V_{REF}) is larger than the V_{CC}, the comparator enables the oscillator. The oscillator generates a pulse to turn on and off the switch. The oscillator runs at a nominal frequency of 1.4 MHz with a 50% duty cycle.

Figure 5. Output Voltage Ripple and SMP Voltage



Ch1: V_{SMP} Waveform Ch2: V_{cc} Waveform

Figure 5 shows the output voltage (V_{CC}) and the waveform at the SMP node (V_{SMP}). The choice of capacitor at the V_{CC} node determines the ripple at the output voltage. The voltage at SMP node shows the switching operation clearly. When the voltage at V_{CC} drops below the set value (V_{REF}), the oscillator turns on and switching starts. The period for which the switch is turned on corresponds to the Storage phase shown in Figure 2. The current (I_{IND}) ramps up during the transfer phase due to the presence of inductance in the circuit. Then, the switch is turned off (Transfer phase) and V_{SMP} flies up to a value greater than the output voltage V_{CC} plus the drop across the diode. When all of the energy in the inductor is dumped, the inductor voltage will ring (Figure 5).

OBSOLETE

Design Details

The parameters of interest in a SMP are the maximum load current that can be delivered and the efficiency. Resistances in the circuit limit the inductor current and changes Equation 1 to:

$$I_{IN} = \frac{V_{IN}}{R_t}\left(1 - e^{-t/\tau}\right) \quad \textbf{Equation 4}$$

In Equation 4:

- t = on time of the switch
- $\tau = \frac{L}{R_t}$ is the time constant of the circuit and

$$R_t = R_{sw} + R_{ind} \quad \textbf{Equation 5}$$

In Equation 5:

- R_{sw} = 8 Ω, the switch resistance.
- R_{IND} = Inductor DC resistance.

The power in the inductor during the storage or charging phase is:

$$P_{charge} = \frac{1}{2} L I_{in}^2 f \quad \textbf{Equation 6}$$

In Equation 6, f is the frequency of the oscillator.

Discharge time or transfer time is:

$$t_{discharge} = \frac{I_{in} L}{(V_{out} + V_{diode} - V_{in})} \quad \textbf{Equation 7}$$

The power delivered during discharge is:

$$P_{discharge} = \frac{1}{2} I_{in} f V_{in} t_{discharge} \quad \textbf{Equation 8}$$

Total power $P_{total} = P_{discharge} + P_{charge}$ **Equation 9**

The output current I_{out} is:

$$I_{out} = \frac{P_{total}}{V_{out} + V_{diode}} \quad \textbf{Equation 10}$$

The efficiency is the ratio of power at the output to the total power delivered by the battery given as:

$$\eta = \frac{V_{out} I_{out}}{(0.25 V_{in} I_{in} + P_{discharge})} \quad \textbf{Equation 11}$$

The switch resistance and the inductor resistance limit the efficiency of the SMP because the major component of power loss is the I^2R loss. Care must be taken to keep this resistance to a minimum. Since the switch resistance is not accessible, one of the critical parameters in choosing the inductor is the DC resistance. The DC saturation current of the inductor should be chosen to be greater than the peak inductor current.

The output capacitor can cause significant ripple due to its Equivalent Series Resistance (ESR). If aluminum capacitors are chosen to reduce cost, a ceramic capacitor should also be connected in parallel in order to minimize ripple. The hold time of the output voltage is shown in Figure 5 as the oscillator cutoff period. This is determined by the size of the capacitor used.

Schottky diodes are recommended because they have a low forward voltage and fast switching speed. The current rating of the diode should be greater than twice the peak load current. The breakdown voltage should be greater than V_{CC}.


Applications

Performance of the SMP for 3.3 V Operation

Note : The data presented below is not characterization data, or representative of all parts and all PSoC 1 families. The data is meant to give the designer guidance, not serve as characterization data.

Output voltage of 3.3 V can be obtained using a nominal 1.5 V single-cell battery. Using a capacitor of 0.1 µF, a Schottky diode of 1 A current rating, inductors of current rating more than 300 mA, and DC resistance less than 0.5 Ω, the SMP starts regulating the output voltage to within 5% of the set value at an input voltage of 1 V. But as the load is increased, the required minimum voltage to maintain regulated output also goes up.


Figure 6. Startup Voltage vs. Load Current



The start-up time of the SMP, defined as the time taken for the output voltage to reach 5% of the set SMP trip voltage, is less than 1 ms with no load connected (Figure 7). The output voltage increases quickly until it reaches the input value and then slopes up to the set output value due to the pumping action.

OBSOLETE

Figure 7. Start-Up Time of the SMP With No Load



Ch1: V_{cc} Ch2: V_{batt}


Note that the inductor current (Figure 8) decreases as the inductor value is increased. This can be seen from Equation 4 on page 3. The input current is so high because it is a function of the efficiency obtained, the battery voltage, the output voltage, and the load current as can be readily seen from Equation 11 on page 3.

Equation 12

$$I_{in_{average}} = \frac{I_{out} * V_{out}}{V_{in} * \eta}$$

Typically, input currents are larger than the output current as shown in Equation 12. For example, to drive a load of 10 mA at 3.3 V with a 1.3 V battery and get 3.3 V V_{CC} with an efficiency of about 80%, the input current drawn is about 30 mA.


Figure 8. Inductor Current vs. Input Voltage with a Load of 5 mA



The efficiency of the SMP for 3.3 V operation increases with inductor value. This is because as the inductor value increases, the input peak current decreases. This makes the I^2R loss incurred lower, thereby increasing the efficiency of the system (Figure 9).


Figure 9 and Figure 10 show typical values for efficiency and maximum-load current that the SMP can drive. Appendix A on page 6 gives worst-case values of efficiency and load currents that the SMP can drive from a sampling of parts.

Figure 9. Typical Efficiency Values at Room Temperature



The maximum-load current that can be driven by the SMP is a function of the input battery voltage and the inductor used, as shown in Figure 10. The output current delivered increases as the inductor value is increased for larger battery voltage. This is because the inductor current I_{in} is inversely proportional to the inductance value, thereby reducing the I^2R loss and increasing the power delivered. Greater output power delivered equates to larger load that can be driven.

Figure 10. Typical Values of Maximum Load Current




Therefore, to choose the inductor value that works best for your application, look at the maximum output current graph (Figure 10) first to see what inductor range will be needed to drive the desired load. Then, looking at Figure 9, the efficiency of the system while using a particular inductor can be determined.

Figure 11 on page 5 shows how efficiency varies with temperature. The efficiency of the system is higher at cold temperatures because the losses due to the on-resistance of the FET are lowered at low temperatures.

OBSOLETE

Figure 11. Typical Efficiency Curves at Different Temperatures for a 2.2 µH Inductor




All the above data were obtained using a 10 µF output capacitor. A Schottky diode of 1 A current rating and a 10 µF bypass capacitor at the battery input and inductor DC resistances less than 0.5 Ω were also used.

Performance of the SMP for 5 V Operation

Figure 12 shows typical efficiency values obtained with a multi-cell input to get a V_{CC} of 5 V. Comparing this with Figure 8, it can be seen that using the SMP for 5 V operation has more or less the same efficiency as 3.3 V operation. Minimum values of efficiency for 5 V operation are shown in Appendix A on page 6.

Figure 12. Typical Efficiency Values



Note that a larger load can be driven for low voltages with 3.3 V operation as compared to 5 V operation. Whereas the battery voltage is increased, the 3.3 V operation can drive larger load current. Appendix A on page 6 gives worst-case load current that can be driven using various inductors.

Figure 13. Typical Values of Maximum Load Current





Figure 14. Typical Efficiency Curves at Different Temperatures



For a 5 V operation, efficiency shows the same behavior with temperature as a 3.3 V operation.

Since it's a power-supply board, use short traces to avoid parasitic inductances. A clean ground is essential to get the best performance. If the battery is connected through long leads, it adds inductance to the circuit, thereby behaving like a higher inductor. Connecting a sufficiently big capacitor at the input node negates this effect.

Summary

This application note discusses the methodology for building a Switch Mode Pump using the PSoC device with three external components, and also describes the performance.

OBSOLETE

Appendix A

See the following minimum values of efficiency and maximum output current for both 3.3 V and 5 V operation obtained from a sampling of parts:

Figure A1. Minimum Values of Efficiency for 3.3 V Operation




Figure A2. Minimum Values of Maximum Load Current for 3.3 V Operation




Figure A3. Minimum Values of Maximum Load Current for 3.3 V Operation





Figure A4. Minimum Values of Efficiency for 5 V Operation



Appendix B

Part numbers used to obtain the above data are:

Schottky Diode Through Hole

1 A, 20 V Fairchild Semi – 1N5817

Digikey 1N5817FSCT-ND

Inductors Surface Mount

1 µH – Panasonic - ELJ-EA1R0MF

Digikey - PCD1417CT-ND

2.2 µH – Panasonic - ELJ-EA2R2MF

Digikey - PCD1419CT-ND

4.7 µH – Taiyo Yuden

Digikey – 587-2187-1-ND

10 µH – Panasonic - ELJ-PA100KF

Digikey - PCD1484ct-ND

OBSOLETE

Document History

Document Title: PSoC® 1 Switch Mode Pump (SMP) – AN2097

Document Number: 001-38008

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	1520284	VED	10/01/2007	Updated application note template.
*A	3030552	UDAY	09/15/2010	Added parts to Associated Part Family: CY8C29x66, CY8C27x43, CY8C24x23,CY8C24x23A, CY8C21x34, CY8C21x23, CY7C603xx, CYWUSB6953, and CY8CNP1xx. In PSoC Implementation on page 2, changed the value that needs to be written to the SMP bit (bit 7) of the VLT_CR from '1' to '0'.
*B	3119298	TDU	12/23/2010	Updated Title to read "PSoC® 1 Switch Mode Pump (SMP)". Updated the abstract. Updated References to Figures and Equations that were incorrect. Updated Part Numbers. Re-drew Figure 2 to make clearer. Clarified PSoC Implementation section. Added a Note in the section Performance of the SMP for 3.3 V Operation.
*C	4258898	RJVB	01/23/2014	Updated the template.
*D	4837303	RJVB	07/14/2015	Obsolete document. Completing sunset review.

OBSOLETE

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/usb
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

OBSOLETE

PSoC is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

Phone : 408-943-2600
Fax : 408-943-4730
Website : www.cypress.com

© Cypress Semiconductor Corporation, 2014-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.