Please note that Cypress is an Infineon Technologies Company.
The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content
The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers
Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

CE220924 - PSoC 6 MCU VDAC Sine Wave Generator Using DMA

Objective

This example demonstrates how to use the Voltage DAC (12-bit) Component and CTDAC Peripheral Driver Library (PDL) as a sine-wave generator using high-speed DMA transfers from a lookup table in a PSoC® 6 MCU device.

Overview

This example generates a sine wave using the Voltage DAC (12-bit) and DMA Components. The DMA Component transfers data from a lookup table to the DAC value register without any CPU intervention. Other than function calls to initialize and enable the hardware, there are no other software operations. Both the PSoC Creator™ Voltage DAC (12-bit) Component and underlying low-level Continuous Time DAC (CTDAC) PDL function calls are shown.

Requirements

Tool: PSoC Creator™ 4.2 with PDL 3.0.1

Programming Language: C (Arm® GCC 5.4-2016-q2-update)

Associated Parts: PSoC 6 MCU family of devices

Related Hardware: CY8CKIT-062-BLE PSoC 6 MCU BLE Pioneer Kit and CY8CKIT-062-WiFi-BT PSoC 6 MCU Pioneer Kit

Design

The design shown in Figure 1 implements continuous updating of the VDAC Component's output voltage using DMA. The DMA transfers are initiated by a trigger signal generated by the previous update's completion. The VDAC Component is placed into an available CTDAC hardware block and the output voltage waveform is routed to pin P9[6]. An oscilloscope connected to pin P9[6] can display the waveform.

Figure 1. PSoC Creator Component Schematic



The VDAC trigger output tells the DMA Component when the VDAC is ready to accept a new value. The DMA updates the VDAC values from a 100-entry lookup table. With the 500-kHz VDAC input clock, the sine-wave frequency is 5 kHz.

Design Considerations

This code example is designed to run on the CY8CKIT-062-BLE Pioneer Kit with the CY8C6347BZI-BLD53 device. To port the design to a different PSoC 6 MCU device and/or kit, change the target device using **Device Selector** and update the pin assignments in the **Design Wide Resources Pins** settings as needed. For single-core PSoC 6 MCUs, port the code from *main_cm4.c* to *main.c*.

Hardware Setup

This example uses the kit's default configuration. Refer to the kit guide to ensure that the kit is configured correctly.

Software Setup

By default, the code example uses Component API function calls. Alternatively, the `PDL_CONFIGURATION` macro can be set to (1u) to demonstrate how to use the low-level PDL CTDAC function calls.

Operation

1. Plug the CY8CKIT-062 BLE kit into your computer's USB port.
2. Build the project and program it into the PSoC 6 MCU device. Choose **Debug** > **Program**. For more information on device programming, see PSoC Creator Help. Flash for both CPUs is programmed in a single program operation.
3. Connect an oscilloscope probe to pin P9[6] (on the J2 connector for the pioneer kit). With the oscilloscope properly configured, confirm that the signal is a 5-kHz sine wave with a 0–V_{DDA} voltage range.

Figure 2. VDAC Sine Wave Output

1. 

Components

Table 1 lists the PSoC Creator Components used in this example, the hardware resources used by each, and non-default settings.

Table 1. PSoC Creator Components

Component	Instance Name	Hardware Resources
Voltage DAC (12-bit)	VDAC_1	1 Continuous time DAC
DMA	DMA_1	1 DMA channel
Clock	Clock_1	1 Peripheral clock divider
Analog Pin	VDAC_Out_P9_6	1 Analog output pin

Parameter Settings

Figure 3 through Figure 5 highlight the non-default settings for each Component in this example.

Figure 3. VDAC Component Parameter Settings



The values in the DMA lookup table are unsigned; therefore, the DAC mode for the VDAC is set to unsigned. Enable the trigger output terminal so that it can be connected to the DMA.

Figure 4. DMA Component Channel Parameter Settings



Figure 5. DMA Component Descriptors Parameter Settings



Chain Descriptor_1 to itself so that the sine wave output is continuous. The number of data elements to transfer is set to 100 to match the number of elements in the lookup table. The destination address (that of the VDAC buffered value register) will not change so the “Destination increment every cycle by” is set to 0.

Design-Wide Resources

Table 2 shows the pin assignment for the code example.

Table 2. Pin Names and Location

Pin Name	Pin Location
VDAC_Out_P9_6	P9[6]

Related Documents

Application Notes	
AN210781	Getting Started with PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity
PSoC Creator Component Datasheets	
VDAC12	Supports continuous-time DAC functions
Direct Memory Access	Supports data transfers to and from memory, components, and registers
General Purpose Input / Output (GPIO)	Supports all GPIO pin features
Device Documentation	
PSoC 6 MCU: PSoC 63 with BLE Datasheet	
PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual	
PSoC 6 MCU: PSoC 63 with BLE Register Technical Reference Manual	
PSoC 6 MCU: PSoC 62 Datasheet	
Development Kit (DVK) Documentation	
PSoC 6 MCU BLE Pioneer Kit	
PSoC 6 MCU WiFi BT Pioneer Kit	

Document History

Document Title: CE220924 – PSoC 6 MCU VDAC Sine Wave Generator Using DMA

Document Number: 002-20924

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5947247	GJV	02/19/2018	New code example

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.