
XDP701-2 Hot-swap controller

High input voltage (800 V or ±400 V) system monitoring and protection IC

Features



RoHS

Halogen-free

Lead-free

- Compatible with Infineon's OptiMOS™
- Compatible with Infineon's JFET IJCQ120RM23J1
- Wide supply voltage range: 6.5 V to 80 V
- Transient withstand: up to 100 V for 500 ms
- Dedicated current and voltage ADCs: 12-bit
- Analog current and power monitor (AMON)
- Programmable active FET SOA protection
- Variable pulse SOA control (Boost mode)
- Integrated gate driver for external n-channel MOSFET
- Configurable fast FET's shut down: two-step turn-off or 1.5 A pull-down current
- Improved FET health monitoring
- PMBus® interface: 1 MHz
- Precision input and output voltage monitoring and reporting: ≤ 0.4%
- Precision FET's current monitoring and reporting: ≤ 0.65% at full ADC range for 25 mV, 50 mV and 100 mV sense ranges
- Precision input power monitoring and reporting: ≤ 1.05% for 25 mV, 50 mV and 100 mV sense ranges
- Energy monitoring and reporting
- Programmable input and output overvoltage (OV) and undervoltage (UV) protections
- Support for external temperature sensor and overtemperature (OT) protection
- Sequential turn-on capability
- 24-Lead (4mm x 4mm) QFN package
- -40°C to 125°C junction temperature

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC JESD47, JESD22, and J-STD-020.

Potential applications

- Two-wire 800 V or ±400 V intermediate bus converters and graphics processing units
- 400 V – 800 V hot-swap controllers

Description

XDP701 is a wide input voltage hot-swap and system monitoring controller IC that drives a single or multiple parallel n-channel MOSFETs. In addition to a controlled turn ON, XDP701 provides a continuous system health monitoring and communication to the main MCU via the PMBus® interface. The high speed communication through the PMBus® allows system designers to disable the downstream sub-systems fully or partially.

It incorporates an extensive variety of system protections for safety operation and generates various protection responses depending on the severity of the incident. Latch off, reset, system shutdown and retry are some examples of response types. Its SOA protection effectively ensures that the system FET always operates under safe condition.





Table 1 Ordering information

Basic part number	Orderable part number	Package	Marking	Description
XDP701-2	XDP7012XUMA1	PG-VQFN-24	XDP701-2	High voltage hot-swap controller



Ordering information

Table of contents

Table of contents 4
1 Block diagram 6
2 Pin configuration 7
3 Functional description 11
3.1 Modes of operation 11
3.2 Operational states 12
3.3 Enable and disable 15
3.4 Control of the FET current 16
3.4.1 MOSFET's power-up - continuous Safe Operating Area (SOA) control 17
3.4.1.1 Control loop 18
3.4.1.2 Setting OC and IST levels 19
3.4.2 Control of the FET current during normal operation 20
3.5 Boost mode power-up 20
3.6 Power good 21
3.7 Support of sequential turn-on 21
3.8 Support of OR-ing capability 21
3.9 FET power down 22
3.10 Restart 22
3.11 Faults 23
3.11.1 Memory fault 25
3.11.2 Damaged FET faults 25
3.11.3 Input voltage faults 26
3.11.4 Output voltage faults 27
3.11.5 Current and temperature faults 27
3.11.6 Power-up faults 29
3.11.7 Internal protection fault 29
3.12 Retry 29
3.13 Latch-off 30
3.14 Warnings 31
3.14.1 Damaged FET warning 32
3.14.2 Input voltage and power warnings 33
3.14.3 Output voltage warnings 33
3.14.4 Current and temperature warnings 33
3.14.5 Communication warning 34
3.15 Telemetry 35
3.15.1 Telemetry summary table 36
3.15.2 Averaged and instantaneous telemetry 36
3.15.2.1 Averaging telemetry data 36
3.15.2.2 Instantaneous telemetry data 37

3.15.3 Peaks and valleys . . . 38
3.15.4 Telemetry via PMBus® . . . 38
3.15.5 RMS current calculation . . . 40
3.15.6 Input power calculation . . . 40
3.15.7 Energy calculation . . . 40
3.16 Analog IMON/PMON . . . 40
3.17 Communication interfaces . . . 41
3.17.1 PMBus® . . . 41
3.17.1.1 Supported functions . . . 41
3.17.1.1.1 Addressing . . . 41
3.17.1.1.2 Protocol violations . . . 41
3.17.1.1.3 Timeout . . . 42
3.17.1.2 Protocol . . . 42
3.18 Memory . . . 47

4 Electrical characteristics . . . 49
4.1 Absolute maximum ratings . . . 49
4.2 Functional range . . . 50
4.3 Thermal characteristics . . . 51
4.4 ESD robustness . . . 52
4.5 Characteristics . . . 53

5 Application information . . . 64
5.1 Typical application schematics . . . 64
5.2 Setting Ioc . . . 67
5.3 Setting the voltage at ADDR1/0 pins . . . 68
5.4 Handling external current at VREG pin . . . 68
5.5 ISNS input filter . . . 70
5.6 Calculating PMBus® direct format limits from "real world" values and vice-versa . . . 71
5.6.1 Voltage . . . 71
5.6.2 Current . . . 71
5.6.3 Power . . . 72
5.6.4 Temperature . . . 74
5.6.5 Energy . . . 74
5.7 Calculating AMON resulting current and power . . . 76
5.8 Layout guidelines . . . 78

6 Package information . . . 79

Revision history . . . 81

Disclaimer . . . 82

1 Block diagram




Figure 3 XDP701 block diagram

2 Pin configuration




Figure 4 VQFN-24 4x4 pinout

Table 3 Pin definitions

Pin #	Name	I/O	Type	Description	Connection if unused
1	VDD	–	P	**Power supply** pin. A 100 nF capacitor from this pin to GND is strongly recommended.	VDD
2	EN	I	A	**Enable** input. A voltage lower than lower threshold on this pin turns off the FET.	VREG
3	GND	–	G	**Ground** reference. Internally connected to the exposed pad. To be connected externally to system ground.	GND

(table continues...)

Table 3 (continued) Pin definitions

Pin #	Name	I/O	Type	Description	Connection if unused
4	VREG	–	P	**VREG** (internal 5V regulator) output. Connect a 1 µF capacitor from this pin to GND.	Connect a 1 µF capacitor from this pin to GND
5	PWRGD	O	D	**Power good open drain** output. Pin is asserted when VOUT has reached its final level and steady state, FET is fully enhanced and no faults are detected. Its polarity is configurable.	Open
6	GPO0/FAULT/ SMBALERT#	O	D	**General purpose digital output 0**. Pin configuration is programmable. **Fault open drain output** if configured. The pin asserts high/low (programmable) when a fault occurs. The faults that can trigger the pin can be configured. **SMBALERT# open drain output** if configured, the pin asserts low when a fault or warning occurs (depending on configuration). The faults and warnings that can trigger the pin can be configured. **Default configuration**: FAULT.	Open
7	GPO1/ WARN/LED#	O	D	**General purpose digital output 1**. Pin configuration is programmable. **Warning open drain output** if configured. The pin asserts high/low (programmable) when a warning occurs. The warnings that can trigger the pin can be configured. **LED# open drain output** if configured, the pin asserts low when a fault occurs. The faults that can trigger the pin can be configured. **Default configuration**: WARN.	Open

(table continues...)

Table 3 (continued) Pin definitions

Pin #	Name	I/O	Type	Description	Connection if unused
8	GPO2/CGDN/ RESTARTN	I/O	D	**General purpose digital output 2**. Pin configuration is programmable. **Connector good (CGDN)** if configured, if this pin is pulled externally low, the controller is allowed to turn on the FET. **RESTARTN**: Falling edge triggered automatic restart input (with internal pull-up resistor of 100 kΩ) if configured. The FET remains off for 10 s typ., and then powers back on. **Default configuration**: Disabled.	Open
9	GPO3/ SMBALERT#/ PMBUS_EN	I/O	D	**General purpose digital output 3**. Pin configuration is programmable. **SMBALERT# open drain output** if configured, the pin asserts low when a fault or warning occurs (depending on configuration). The faults and warnings that can trigger the pin can be configured. **PMBUS_EN**: if configured, if this pin is pulled low externally then PMBus® communication is disabled. **Default configuration**: Disabled.	Open
10	SCL	I	D	**PMBus® clock** input. The interface is rated to 1 MHz.	Pull-up to VREG or external source
11	SDAO	O	D	**PMBus® data output**. Open drain pin. The serial data is split into an input and an output for easy use with isolators.	Pull-up to VREG or external source
12	SDAI	I	D	**PMBus® data input**. The serial data is split into an input and an output for easy use with isolators.	Pull-up to VREG or external source
13	ADDR0	I	A	**Device address configuration 0 and 1** inputs. These pins can be tied directly to GND, left open or tied to GND through a resistor for a total of 16 unique PMBus® device addresses.	Open
14	ADDR1	I	A		
15	AMON	IO	A	**Analog monitor** output. Pin sources an analog current proportional to monitored FET current (IMON) or input power (PMON) level.	Open

(table continues...)

Table 3 (continued) Pin definitions

Pin #	Name	I/O	Type	Description	Connection if unused
16	GND	–	G	**Ground** reference, to be connected to system ground.	GND
17	TSNS_N	IO	A	**Temperature sense negative** terminal. Tie this pin to the emitter of an external NPN BJT to sense the FET's temperature. Connect a 1 nF capacitor from this pin to TSNS_P. This pin must be connected locally to GND.	GND
18	TSNS_P	IO	A	**Temperature sense positive** terminal. Tie this pin to the base and collector of an external NPN BJT to sense the FET's temperature. Connect a 1 nF capacitor from this pin to TSNS_N. If unused, this pin must be connected to GND.	GND
19	VOUT_SNS	IO	A	**Output voltage sense** input.	VOUT_SNS
20	SOURCE	IO	A	**Source** terminal, single or multiple parallel external N channel FETs return path. Pin is directly connected to the source of the FET/FETs. The GATE pin is referenced from this pin and pull-down currents flow through this pin.	SOURCE
21	GATE	O	A	**Gate driver** output of single or multiple parallel external N channel FETs, which is/are regulated to a maximum allowed current by regulating the GATE pin voltage. GATE is pulled down when the supply is not within UV and OV limits or fault occurs.	GATE
22	ISNS	I	A	**Current sense** input. Must be connected to the sense resistor pin that is connected to the source of the FET. A 100 nF capacitor is recommended between the ISNS and ISNS_REF pins.	ISNS
23	ISNS_REF	I	A	**Current sense** input. Must be connected to the sense resistor pin that is connected to system negative input (GND of the chip).	ISNS_REF
24	VIN_SNS	I	A	**Input voltage sense** pin.	VDD
EP	GND	–	G	**Ground** reference. The exposed pad to be connected to system ground.	GND

3 Functional description

3.1 Modes of operation

XDP701 operates in a fully digital mode. This means that the FET to be used can be selected by means of the FET_SELECT bits in the MODE PMBus® command or a FET SOA can be programmed accurately in the SOA PMBus® command so that the controller effectively protects FET from going out of SOA. For pre-programmed FETs, there are two different SOA options to select from: DC line and half DC line. The programmed SOA line is used for both INIT_SOA_REG and I_REG regulation described in Chapter 3.2. Other lines can be selected or programmed manually if desired by means of the SOA programmable section of the OTP memory.

Digital comparators are used at the VIN_SNS and VOUT_SNS pins to trigger the input and output UV and OV faults. All other XDP701 features, such as voltage and current faults and warnings limits and timers can be programmed digitally, too.

The PMBus® address can be set at the ADDR1 and ADDR0 (see Table 4) pins by keeping them open or tying to GND directly or via external resistors, or in PMBUS_CFG command. If the PMBUS_CFG command is used for programming the address, different addresses can be programmed in multiple devices connected to a single bus by means of the PMBus® enable feature mapped onto GPO3.

Configuration of ADDR1/0 pins

These pins can be tied to GND, left floating or tied low through a resistor for a total of 16 unique PMBus® device addresses according to Table 4.

Setting the voltage level (between 0.8 V and 2.4 V) at ADDR1 and ADDR0 pins shall be done using external resistors (see Setting the voltage at ADDR1/0 pins). If more addresses are required, the base address can be modified using the PMBUS_CFG command.

Table 4 Configuration of ADDR1/0 pins

ADDR1 pin voltage [V]	ADDR1 pin resistance [kΩ]	ADDR0 pin voltage [V]	ADDR0 pin resistance [kΩ]	Base address field [6:4]	Device address field [3:0]
ADDR1 < 0.8	GND	ADDR0 < 0.8	GND	As configured in PMBUS_CFG command. Default = 001	0000
ADDR1 < 0.8	GND	0.8 ≤ ADDR0 < 1.6	12		0001
ADDR1 < 0.8	GND	1.6 ≤ ADDR0 < 2.4	20		0010
ADDR1 < 0.8	GND	ADDR0 ≥ 2.4	Open		0011
0.8 ≤ ADDR1 < 1.6	12	ADDR0 < 0.8	GND		0100
0.8 ≤ ADDR1 < 1.6	12	0.8 ≤ ADDR0 < 1.6	12		0101
0.8 ≤ ADDR1 < 1.6	12	1.6 ≤ ADDR0 < 2.4	20		0110
0.8 ≤ ADDR1 < 1.6	12	ADDR0 ≥ 2.4	Open		0111
1.6 ≤ ADDR1 < 2.4	20	ADDR0 < 0.8	GND		1000
1.6 ≤ ADDR1 < 2.4	20	0.8 ≤ ADDR0 < 1.6	12		1001
1.6 ≤ ADDR1 < 2.4	20	1.6 ≤ ADDR0 < 2.4	20		1010
1.6 ≤ ADDR1 < 2.4	20	ADDR0 ≥ 2.4	Open		1011
ADDR1 ≥ 2.4	Open	ADDR0 < 0.8	GND		1100
ADDR1 ≥ 2.4	Open	0.8 ≤ ADDR0 < 1.6	12		1101
ADDR1 ≥ 2.4	Open	1.6 ≤ ADDR0 < 2.4	20		1110

(table continues...)

Table 4 (continued) Configuration of ADDR1/0 pins

ADDR1 pin voltage [V]	ADDR1 pin resistance [kΩ]	ADDR0 pin voltage [V]	ADDR0 pin resistance [kΩ]	Base address field [6:4]	Device address field [3:0]
ADDR1 ≥ 2.4	Open	ADDR0 ≥ 2.4	Open		Program in OTP (PMBUS_CFG)

3.2 Operational states

Table 5 Operational states

	State	Name	Description	Next state No fault	Next state fault
Initialization	0	POR_INIT	Internal circuitry is initialized as soon as VDD > 6.5 V.	READ_CFG	NA
	1	READ_CFG	POR and initialization complete. OTP and external pins configuration are read at this point.	CHK_FET	NA
Power-up procedure	2	CHK_FET	Controller checks FET for drain to source or gate to drain shorts.	STANDBY	FAULT
	3	STANDBY	Controller checks that VDD is within a valid range (within UV and OV), device temperature is in appropriate range and EN signal is deasserted or ON bit in OPERATION command is cleared. Before going out of STANDBY and into INIT_SOA_REG state, the XDP701 checks the input voltage level according to OV and UV limits (with corresponding hysteresis). If it's out of range, it will go to FAULT state.	INIT_SOA_REG	FAULT

(table continues...)

Table 5 (continued) Operational states

	State	Name	Description	Next state No fault	Next state fault
Power-up procedure	4	INIT_SOA_REG	EN signal is asserted and ON bit in OPERATION command is set. The turn-on watchdog timer starts running. SOA regulation phase: Controller regulates the current according to the programmed SOA (see section MOSFET's power-up - continuous Safe Operating Area (SOA) control for more information), depending on V_{DS} value in order to charge the output capacitor. INIT_SOA_REG phase stops when FET V_{DS} < 1.0 V, V_{GS} > 7.8 V and no faults are detected during this procedure. Due to the current regulation nature of the power-up algorithm, start-up time depends on the output capacitance.	ON	FAULT
Normal operation	5	ON	Normal operation phase starts. FET is fully enhanced. Current regulation can start again if an OC is detected or if the FET SOA is violated when SOAR_TMR is enabled. Watchdog reset procedure starts at this point.	ON, I_REG or WAIT_10S	FAULT
Normal operation	6	I_REG	If the I_{OC} level is exceeded or programmed FET SOA limits are violated, the SOAD_TMR timer starts. If condition persists after SOAD_TMR timer expires, the SOA regulation timer SOAR_TMR starts and FET's current will be regulated at I_{OC} or FET SOA level by lowering FET V_{GS}.	ON or WAIT_10S	FAULT
Idle	7	FAULT	Fault that turns off the FET has occurred. System will stay idle in FAULT state until: a) Fault conditions are cleared in the case of non-retry dependent faults. b) Cool down timer expires in the case of retry dependent faults. If the retry counter has expired, the system switches to the LATCH_OFF state directly after FAULT.	CHK_FET/STANDBY or LATCH_OFF	NA

(table continues...)

Table 5 (continued) Operational states

	State	Name	Description	Next state No fault	Next state fault
Idle	8	LATCH_OFF	If the maximum number of retries has been reached, the system latches off until faults are cleared and a restart has been issued (power cycling or PMBus® command).	POR_INIT (power cycling) or CHK_FET (PMBus® command) or LATCH_OFF	NA
Idle	9	MEM_FAULT	If an OTP read or write error is detected, the XDP701 enters the FAULT state and consecutively MEM_FAULT state. This initiates the latch-off of the controller. A power cycle is required in order to go out of MEM_FAULT.	POR_INIT (power cycling)	NA
	10	WAIT_10S	A RESTART command has been issued. The XDP701 turns off the FET and stays in this state for 10 seconds. After this time, the system goes to STANDBY. If the necessary conditions are met, the FET is automatically turned back on and goes to ON state.	STANDBY	NA




Figure 5 XDP701 state machine

3.3 Enable and disable

The PMBus® interface communication and controller's programmability is functional at minimum operative VDD.

The XDP701's gate pin can be enabled or disabled using the EN pin or a PMBus® command. By default, it starts up as soon as the necessary conditions are detected: proper voltage level at the VDD pin (above UV and below OV). To disable this “enabled by default” feature, the corresponding bit has to be programmed accordingly in the OPERATION PMBus® command.

The EN pin has a deglitch timer EN_DG[3:0], which deglitches every voltage transition at this pin. This timer starts running as soon as the voltage at this pin rises above V_{EN_UTH}. The system turns on as soon as it expires if voltage is still above this level.

When the EN pin is tied low, the FET turns off, but the communication circuitry is still available. When the device is disabled but in STANDBY state, VREG and the communication via PMBus® are still enabled so that the device can be programmed and FAULT status bits will keep their latest status.

It is possible to implement a manual input voltage deglitch by delaying the toggling of the EN signal. Faults detection starts when the EN signal is toggled. In this case, EN_DG can be set to 0.

The EN input controls the state of the controlled FET together with PMBus® OPERATION command:

- EN = Low (voltage level is ≤ V_{EN_LTH}) --> FET is OFF;
- EN = High (voltage level is ≥ V_{EN_UTH}) --> the state of the FET depends on the PMBus® OPERATION command.

The EN high-to-low transition clears any fault (including ones that cause latch-off) as it is described in Latch-off. Only the memory OTP (MEM) fault is not affected.

The connector good negated input (CGDN) provides a way to detect if a connector is correctly plugged to the system. If pulled externally low (voltage level is ≤ V_{IL} Max), the controller is allowed to turn FET on. When the pin is floating or pulled externally high (voltage level is ≥ V_{IH} Min), the FET is turned off. This reduces arcing by turning off the FET before the connector is removed.

The table below shows the relations between the OPERATION command and the state of EN and CGDN (if configured) pins:

Table 6 CGDN table

Inputs			State of the FET
OPERATION command	**EN**	**CGDN**	
ON	H	L	Active (can be ON / regulated / OFF due to fault)
OFF	H	L	OFF
ON	L	L	OFF
OFF	L	L	OFF
ON	H	H	OFF
OFF	H	H	OFF
ON	L	H	OFF
OFF	L	H	OFF

3.4 Control of the FET current

The XDP701 controls the current of the FET according to four different limits:

- **Programmed FET SOA limit:** To protect the FET, the current flow through the FET is regulated according to its V_{DS}, following the FET's SOA line, which is stored in ROM or OTP. Pre-programmed SOA lines correspond to 65°C or 125°C temperature, this is in order to account for systems that are working at temperatures higher than the usual ambient of 25°C. They are selectable between DC and half DC. Care must be taken to program the corresponding SOA fault timers according to the voltage and current levels so that the maximum FET capabilities are not exceeded. If the FET temperature monitoring feature (TSNS_x pins) is used, the SOA line to be used is adjusted automatically according to the sensed temperature. Below 105°C, the 65°C line is used, and above 105°C, the 125°C line is used. SOA can also be manually programmed to give the user the flexibility to work with different SOA curves or limit the power allowed.
- **Overcurrent (OC) limit:** To protect the load and source, this OC limit is normally set according to the maximum allowed current flow through the circuit by means of I_{OC}. This limit is active during the INIT_SOA_REG, ON and I_REG states. See Setting I_{OC} for information about how to set it.
- **FET Start-up current (IST) limit:** To reduce voltage overshoots due to the output capacitance by increasing start-up time. This limit can be set if the SOA and OC limits are too high. This limit is taken into account during INIT_SOA_REG state only and disregarded as soon as ON state is reached. This limit is programmed in the START_ILIM[2:0] bits in the I_SNS_CFG PMBus® command.
- **SOC limit:** The severe overcurrent limit provides a fast response when the current reaches critical levels.

3.4.1 MOSFET's power-up - continuous Safe Operating Area (SOA) control

During a system initialization, the XDP701 provides bias current to turn on the MOSFET in a controlled manner to prevent any SOA violations, while ensuring that the system is turned on without any inrush event.

During power-up, the lowest of the three limits:

- FET SOA
- OC: Programmed overcurrent limit
- IST: Programmed system startup current limit

defines the system maximum allowed current.

In the following example, the green dotted line indicates the maximum current allowed through the MOSFET (IPB020N10N5LF) during a startup. The programmed safe operating area (SOA) of the MOSFET is indicated by the solid blue line. In this example, the maximum current allowed by the controller is limited by IST since it is the lowest current limit allowed by this specific application.




Figure 6 Safe operating area

SOA is digitally programmed in the SOA command as a look-up table with 80 values, corresponding to V_{DS} = 1 V to 80 V. Each value represents the current I_D allowed for each voltage point. The following table contains the DC curve data shown in the previous figure for FET IPB020N10N5LF at 65°C. The XDP701 target SOA has a resolution of 0.5 A and an absolute minimum regulation level of 0.25 A. This level is limited by the combination of the V_{SNS_CS} level, chosen sense resistor, and internal ADC resolution. Due to these factors, it can result in a higher level.

The **Target SOA I_{SOA} (A)** column shows the rounded values:

Table 7 SOA table for IPB020N10N5LF

V_{DS} [V]	I_D [A]	Target SOA I_{SOA} [A]
1	120	120
2	120	120
3	104.2	104
4	78.1	78
5	62.5	62.5

(table continues...)

Table 7 (continued) SOA table for IPB020N10N5LF

V_{DS} [V]	I_D [A]	Target SOA I_{SOA} [A]
6	52.1	52
7	44.6	44.5
8	39.1	39
...	...	...
73	2.5	2.5
74	2.5	2.5
75	2.4	2
76	2.4	2
77	2.3	2
78	2.2	2
79	2.2	2
80	2.1	2

As an example, a typical 48 V input application with the DC line of figure above is taken.

- Before the FET is turned on, there are 48 V at the input (with respect to GND) and 0 V at the output, since the output capacitor is discharged. So V_{DS} = 48 V.
- The XDP701 starts charging the output capacitor by regulating the current through the FET according to the maximum allowed in the SOA. From Figure 6, the DC line allows an $I_{SOA} \cong$ 4.5 A at 48 V.
- While the capacitor charges, V_{DS} of the FET is reduced, allowing current increase according to SOA. For example, V_{DS} = 40 V allows a current of $I_{SOA} \cong$ 6.5 A, so, when V_{DS} reaches 40 V, the XDP701 increases the current through the FET to 6.5 A.
- The current keeps increasing while the voltage keeps decreasing until output voltage is charged to the desired level and FET gets fully enhanced. This current limitation delays the charging of the output capacitor, significantly reducing the inrush current at startup while keeping the FET safe at all times.

3.4.1.1 Control loop

The control loop of the XDP701 consists of a closed loop system that senses the FET current by means of the voltage drop on the sense resistor and the V_{DS} voltage at the VOUT_SNS pin. It regulates the current according to the maximum allowed in the SOA table, depending on the sensed V_{DS}. This regulation is done by adjusting the FET's V_{GS}.




Figure 7 Block diagram of the control loop of XDP701

3.4.1.2 Setting OC and IST levels

In the XDP701, the current sense (CS) range and overcurrent (OC) level are set digitally by means of the CS_RNG bits in the I_SNS_CFG PMBus® command.

Table 8 CS_RNG values

CS_RNG [1:0]	OC level [mV]
01	25
10	50
11	100

If required, the non-RMS and RMS OC levels can be trimmed by CS_RNG_TRIM.

The startup current limit (IST) through the FET is set digitally using dedicated START_ILIM bits in the I_SNS_CFG command:

Table 9 START_ILIM current limit

START_ILIM[2:0]	Startup current limit (IST)
000	100% of I_{OC} level (disabled, default)
001	75% of I_{OC} level
010	50% of I_{OC} level
011	25% of I_{OC} level
100	15% of I_{OC} level
101	12.5% of I_{OC} level
110	9% of I_{OC} level
111	5% of I_{OC} level

3.4.2 Control of the FET current during normal operation

In normal operation (during ON and I_REG states), the current of the FET is limited by OC and FET's SOA limits. If RMS OC fault is enabled, the FET's current limitation set by OC limit is disregarded, the OC_{RMS} event comes from the digital RMS overcurrent detector.

3.5 Boost mode power-up

For high V_{DS} values, the I_{SOA} target is often in low current range, that is, below 1 A. For some FETs, it could be even lower than the minimum SOA current regulation level (0.25 A). Running FET's power-up with continuous SOA control under those conditions may result in FET overstress and failing, especially in the systems with large output capacitors.

The XDP701 features a programmable variable pulse SOA control (also called boost mode), which enables the device to "boost" the output current by pulsing the I_D at a higher level, leveraging the FET's increased current capability during shorter pulses. This advanced control mechanism also incorporates a cool down period between pulses to ensure the safe operation of the FETs. By mimicking a switching-type operation, the MOSFET gate is enhanced in bursts, allowing the output capacitor to be efficiently charged while preventing overheating through intermittent cooling periods.

There are two types of boost mode:

1. Automatic boost: Pulses are applied to the gate of the FET until $I_{SOA} \geq 0.5$ A. Then system continues power-up with continuous SOA regulation mode.
2. Full boost: Pulses are applied to the gate of the FET until V_{DS} of the FET is lower than 1 V. Then system continues power-up with continuous SOA regulation mode.

If this function is enabled by means of the BOOSTMODE_EN bit in the REG_CFG command, the XDP701 executes the following procedure at power-up:




Figure 8 Boost mode power-up

1. **1st phase:** The V_{GS} starts ramping when INIT_SOA_REG state is entered. The T_{PERIOD} timer, defined by BOOSTMODE_TMR and BOOSTMODE_DC, activates at start of V_{GS} ramp.
2. **2nd phase:** The pulse timer T_{BOOST_TMR} (value set in BOOSTMODE_TMR) starts after the V_{GS} ramp has ended. The current target of the FET is set to boost target I_{BOOST}:

   - If I_{SOA} (programmed SOA current at actual V_{DS}) programmed value > 0: I_{BOOST} = multiplication factor x I_{SOA} typ. The multiplication factor is taken from a look up table stored in ROM and ranges from 1 to 8 for 1 ms BOOSTMODE_DC and from 4 to 128 for 100 µs, depending on the selected FET and SOA line.

   - If I_{SOA} programmed value = 0: I_{BOOST} = 0.25 A typ.
3. **3rd phase:** After T_{BOOST_TMR} has expired, the FET current is set to 0 by turning off the FET.
4. After T_{PERIOD} has expired, next V_{GS} ramp starts and system continues from 1st phase until target $I_{SOA} \geq 0.5$ A for automatic boost or V_{DS} of the FET is lower than 1 V for full boost.
5. After target I_{SOA} or V_{DS} reach these points depending on the selected mode, FET's power-up is finalized via continuous SOA.

To calculate T_{PERIOD}:

$$T_{PERIOD} = \frac{BOOSTMODE_TMR}{BOOSTMODE_DC} \quad (1)$$

For example, if BOOSTMODE_TMR = 1 ms and BOOSTMODE_DC = 10%:

$$T_{PERIOD} = \frac{1ms}{10\,\%} = 10ms \quad (2)$$

Boost mode dynamic resolution

Boost mode has a dynamic resolution that changes at the resolution breakpoint programmed in the SOA PMBus® command. This value must be programmed according to the FET's SOA and it's the voltage point where the allowed current level is equal to 0.5 A. Below this point, the resolution of the control loop is 1.95 mA. Above this point, the resolution changes to 0.5 A.

Boost mode considerations

- BOOSTMODE_TMR and BOOSTMODE_DC must be configured according to FET max SOA capabilities

3.6 Power good

The power good signal is asserted to indicate when the following conditions are met. In ON or I_REG states:

- The input voltage is within the UV and OV limits, the output voltage is above the OUV limit
- FET's and controller's overtemperature protection limits are not violated
- FET is fully enhanced (V_{GS} > 7.8 V and V_{DS} < 1.0 V) after its power-up
- No fault is present

The PWRGD assertion is performed after a programmable power good assertion deglitch time (see Table 30).

The PWRGD de-assertion also has a programmable power good de-assertion deglitch time, which helps to prevent unnecessary signal's re-toggling due to short voltage or current jumps.

PWRGD signal polarity is configurable (active low or active high) by means of the PWRGD_POLARITY bit in order to support sequential turn-on capability.

3.7 Support of sequential turn-on

The PWRGD, FAULT, WARN, and EN pins are used for communication between different devices if sequential turn-on implementation is desired based on "primary/secondary" approach.

Voltage levels of the EN, PWRGD, FAULT and WARN pins are compatible so that the PWRGD, FAULT or WARN pins of a “primary” device can drive the EN pin of a “secondary” device and control its turn-on or off.

3.8 Support of OR-ing capability

When the PWRGD output pin is configured as active low, two controllers can be connected to the same output voltage, so that, when output of the "primary" device goes down, the "secondary" can supply the necessary voltage. It is a backup supply scenario. A deglitch period can be configured between "primary" undervoltage and "secondary" (backup) enable by means of an EN pin response delay or deglitch period. The system has to be designed so that a capacitor can supply the necessary power during this supply outage. The power-up latency of the "secondary" controller has to be taken into account too.

3.9 FET power down

A turn-off of the FET can be triggered manually or automatically due to a fault. In general, the FET is turned-off by pulling I_{GATE_SPD} from its gate, except for the case of SOC fault. In these cases, a configurable two-step turn-off has been implemented in order to prevent the FET drain-source voltage overshoots.




Figure 9 FET power down

The first step is configurable to 1.5 A current source or 200 Ω resistor through the bit GATE_FAST_PD[0]. If 1.5 A is selected, this current will be pulled out of the gate of the FET until it is completely turned off, ignoring the second step. If the 200 Ω resistor is selected, it discharges the gate of the FET for a time defined by the GATE_PD_TMR timer. This timer starts running when the turn-off process starts as soon as fault is detected. The timer must be calculated depending on the FET gate charge so that the plateau voltage is passed in this first stage. This “fast” stage avoids the increase of the current by reaching the FET’s linear region as fast as possible.

Then, the second stage limits the voltage overshoot by slowing down the di/dt of the system. This stage starts when GATE_PD_TMR expires. When it does, level of the current being pulled out of the gate changes according to what is programmed in GATE_SLOW_PD[1:0] bits. A lower level of current will keep the FET in the linear region for a longer time, which will, as a result, slow down the di/dt until the threshold voltage of the FET is passed and the FET is completely off.

If GATE_PD_TMR is 0 and GATE_FAST_PD[0] = 1, gate discharges slowly with GATE_SLOW_PD only, without a fast pull-down phase. The minimum allowed time to be programmed in GATE_PD_TMR is 250 ns (if it is not 0).

3.10 Restart

A system reset can be triggered by issuing a RESTART PMBus® command or by toggling the RESTARTN pin. If this feature is triggered, the FET turns-off for 10 seconds (WAIT_10S state in state machine), removing power from the output. After these 10 seconds, the system transitions to STANDBY state and, if all the necessary conditions are met, the FET automatically turns back on.

***Note**: OTP must not be manipulated during WAIT_10S state.*

3.11 Faults

The XDP701 incorporates many protections that ensure safe operation for the FET, source and load in different scenarios.

Faults are events that could stop system operation or even potentially damage some part of the circuit, so protective actions are taken in response to this kind of events.

For this purpose, different FET gate pull-down mechanisms are incorporated as described in FET power down:

- Regular/slow pull-down: In case of a fault event that is not dangerous for the system, FET is turned off by pulling a typical current of 250 µA / 500 µA / 750 µA / 1.25 mA (programmable by means of GATE_SLOW_PD bits in TURN_OFF_CTRL PMBus® command) from its gate.
- Strong/fast pull-down: In case of an emergency fault,
  - 1) a typical current of 1.5 A are pulled from the gate of the FET for an extremely fast turn-off, or
  - 2) a two-step FET turn-off is applied to keep the V_{DS} of the FET below avalanche breakdown.

Method 1) or 2) has to be selected by means of GATE_FAST_PD bits in TURN_OFF_CTRL command depending on the system setup and requirements.

There are four ways in which the XDP701 reports when a fault has occurred:

- Read the fault status commands via PMBus® interface: Each one of the faults has a corresponding bit in the STATUS_FAULTS command which is set after a fault has occurred.
- The fault indication pins: FAULT, LED#, SMBALERT#:
  - GPO0/FAULT NMOS open drain pin (output polarity is programmable): The status bits can be reflected on the FAULT pin to alert the processor/MCU that any of these events has happened.
  - GPO1/LED# pin is also an NMOS open drain pin, which polarity is fixed. If a fault occurs, this pin is driven low. An LED can be connected from a voltage source (anode) to the LED# pin (cathode) for a visual indication of the fault. If VREG is used as the voltage source of the LED#, care must be taken not to exceed the maximum power capabilities of the XDP701 (see Handling external current at VREG pin). The LED# pin has a maximum current sink capability of I_{GPO_max}.
  - The SMBALERT# is an open drain pin with a fixed active low polarity that can be configured to provide a summary of all triggered faults, warnings or both. Its output is a logic OR of all the faults or warnings, depending on its configuration in GPO_CFG command. SMBALERT# can be output in pins GPO0 or GPO3. Care must be taken to configure only one of them as SMBALERT#.

Mask commands are provided for the user to select which faults are to be reflected on the FAULT, LED# and SMBALERT# pins.

As a result of the fault, the PWRGD pin is also deasserted.

Faults can be disabled by clearing their enable bits, which means they are not detected nor reported.

The fault status bits and pins remain set until they are cleared:

- by means of the CLEAR_FAULTS PMBus® command
- or by a controller restart (toggling EN pin) or a power cycle

The FAULT pin alerts the processor/MCU when any fault happens. The state of this pin is an OR of all unmasked faults, leading to the possibility that if a masked higher priority fault is processed with the pin correctly in inactive state, a lower priority unmasked fault might cause the pin to be driven active.

For a proper detection, when a fault happens, the FAULT pin remains asserted for a minimum time of t_{FAULT_MIN}, regardless of the duration of the fault conditions.

To service the faults properly, the CLEAR_FAULTS command and the EN pin toggling are ignored in fault state and until fault process has finished and the XDP701 has gone to LATCH_OFF state, or, in case of automatic restart, STANDBY or ON. Once the controller has left the FAULT state, faults can be cleared (if fault conditions are not present anymore) and the device can be restarted. The LATCH_OFF state can be monitored by reading the STATUS_LATCH_OFF bit in the STATUS_MFR_SPECIFIC command.

***Note**:* *For a correct functionality of the faults and in order to avoid enabling/disabling them while any fault conditions are actually present, all faults must only be enabled or disabled while the controller is in STANDBY state.*

Faults are divided in priority groups. In case a second fault with higher priority comes while servicing another fault, the first one is put on hold until the higher priority is served. When finished serving the high priority fault, system resumes servicing the fault that was put on hold. If the fault being serviced has same or higher priority than the second fault, system acts in a first-come, first-served fashion.

Priority groups and priorities are:

1: MEM

2: SDS, SGD, SGS, UR.

3: SOC.

4: VDS, OT, TSD.

5: OV.

6: UV.

7: OUV.

8: WD.

9: OC, SOAR.

The following table shows when particular faults detection and processing is active:

Table 10 Faults during operation states

Activation (X) of FAULT's detection during operation states										
FAULT NAME	**State of controller**									
	POR_INIT	**READ_CFG**	**CHK_FET**	**STANDBY**	**INIT_SOA_REG**	**ON**	**I_REG**	**FAULT**	**WAIT_10S**	**MEM_FAULT/ LATCH_OFF**
MEM	--	X	X	X	X	X	X	X	X	X
SDS	--	--	X	X	--	--	--	X	--	--
SGD	--	--	X	X	--	--	--	X	--	--
SGS	--	--	--	--	X*1	--	--	--	--	--
UR	--	--	--	--	--	--	--	X*2	--	--
SOC	--	--	--	--	X	X*3	X*3	--	--	--
VDS	--	--	--	X*3	--	--	--	--	--	--
OT	--	--	--	X	X	X	X	X	--	--
TSD	--	--	--	X	X	X	X	X	--	--
UV	--	--	--	X	X	X	X	X	--	--
OV	--	--	--	X	X	X	X	X	--	--
OUV	--	--	--	--	--	X	X	--	--	--
WD	--	--	--	--	X	--	--	--	--	--
OC	--	--	--	--	--	X	X	--	--	--
SOAR	--	--	--	--	--	X	X	--	--	--

Notes:

*1): Right at the point when watchdog timer expires.

*2): The UR fault can occur only in FAULT state when retry counter expires after any of the retry fault events (SOC, OUV, WD, OC, SOAR).

*3): Detection is active after POR or after RESTART event.

3.11.1 Memory fault

Memory OTP (MEM) fault

If an OTP read or write error is detected during the READ_CFG state, the XDP701 switches to the FAULT and consecutively to the MEM_FAULT state, which initiates controller's latch-off. FET is switched off and PWRGD signal is deasserted. This fault can be cleared by means of a power cycle only, in which case the system restarts from the POR_INIT state.

3.11.2 Damaged FET faults

There is a FET health check phase after the READ_CFG state and until the STANDBY phase has finished.

The drain-source and gate-drain low voltage checks start as soon as the READ_CFG phase is over at first plug-in or just before starting any retry attempt.

As a consequence of any of these faults, the XDP701 switches to the FAULT state and then passes directly to the LATCH_OFF state.

Shorted FET drain-source (SDS) fault

If the current above the SDS limit (see table below) through the sense resistor is detected in the CHK_FET, STANDBY or FAULT states, and V_{GS} of the FET is lower than 1 V while gate pin is weakly driven low, an SDS fault is triggered.

The following table shows the corresponding typical current limit in Amp at R_{SNS} = 1 mΩ.

Table 11 SDS limit

V_{SNS_CS} (mV)	25	50	100
SDS limit (A)	0.52	1.1	2.2

Shorted FET gate-drain (SGD) fault

The SGD fault is triggered in the CHK_FET, FAULT or STANDBY states:

- In CHK_FET state: If the FET's V_{GS} goes above 1 V and current flow at the ISNS_REF and ISNS pins exceeds the limits in Table 11.
- When the controller enters the FAULT or STANDBY state and activates any gate pull down. If the FET's V_{GS} does not go below 1 V within 10 ms.
- In FAULT and STANDBY state: If, after FET's V_{GS} goes below 1 V within 10 ms when FET's gate is weakly driven low (regular/slow gate pull down), the FET's V_{GS} goes back above 1 V and current flow at the ISNS_REF and ISNS pins exceeds the limits in Table 11.

Shorted FET gate-source (SGS) fault

If no power good is achieved in the power-up procedure when the watchdog timer expires and V_{GS} < 1 V at this point, an SGS fault is triggered.

***Note**: WATCHDOG timer is used for this fault even if watchdog fault is disabled. If a specific timer value is desired to cover SGS in this case, the timer must be configured accordingly.*

Since boost mode pulses the FET's gate voltage on and off, it is possible that it is low at the time the watchdog timer expires, generating a false SGS fault. Therefore, the SGS fault must always be disabled when using boost mode.

Pre-charged output voltage (VDS) fault

This fault is enabled according to Table 10 and, in STANDBY state, after the EN_DG[3:0] timer has expired for the first time after power-up. V_{DS} of the FET is measured digitally at the VOUT_SNS pin, if it goes below the limit programmed in VDS_FAULT_LIMIT[1:0], the fault is triggered and the controller goes to FAULT state, which keeps the FET off and asserts the FAULT or SMBALERT pins. A VDS fault is released as soon as the V_{DS} voltage of the FET exceeds the same programmed limit or the voltage difference measured between VIN_SNS and VOUT_SNS pins is lower than 2 V. In which case the controller goes back to STANDBY state and, if conditions allow, the FET can be turned-on.

If this feature is enabled, it is recommended that the EN_DG timer is enabled (different from 0) too so that the supply voltage is stable when VDS is checked.

3.11.3 Input voltage faults

System input undervoltage (UV) fault

The UV fault limit is set digitally by VIN_UV_FAULT_LIMIT. If the input voltage reaches or falls below this corresponding limit, UV_TMR[2:0] starts running. If the voltage rises above VIN_UV_FAULT_LIMIT before the timer expires, the system stays in ON state. Otherwise, if the voltage is still low when the timer expires, a UV fault is triggered and the FET is turned off with a regular pull-down.

The UV fault has a configurable hysteresis by means of the VIN_UV_HYST[3:0] bits and it depends on the configured VTLM_RNG. In the case of 88 V VTLM_RNG, the hysteresis can be configured from 2 V to 13 V. If VTLM_RNG is configured to 44 V or 22 V, it is scaled accordingly. This hysteresis is not only valid after a UV fault has happened, but also at power-up. The system does not transition from STANDBY to INIT_SOA_REG if the input voltage is lower than VIN_UV_FAULT_LMIT + VIN_UV_HYST.

To prevent false triggering of the UV fault when the voltage is ramping up at first power-up, the detection of this fault starts only when the EN_DG[3:0] timer has expired and the fault's programmed limit plus its corresponding hysteresis is crossed for the first time.

System input overvoltage (OV) fault

The OV fault limit is set digitally by VIN_OV_FAULT_LIMIT. If the input voltage reaches or rises above the corresponding limit, OV_TMR[2:0] starts running. If the voltage falls below VIN_OV_FAULT_LIMIT before the timer expires, the system stays in ON state. Otherwise, if the voltage is still high when the timer expires, a fault is triggered and the FET is turned off with a regular pull-down.

The XDP701 waits until FET is completely turned-off, then keep monitoring the input voltage and stay idle in the FAULT state until it falls below VIN_OV_FAULT_LIMIT minus a programmable hysteresis. In this case, the power-up sequence is initiated.

The OV fault has a configurable hysteresis by means of the VIN_OV_HYST[2:0] bits and it depends on the configured VTLM_RNG. In the case of 88 V VTLM_RNG, the hysteresis can be configured from 1 V to 8 V. If VTLM_RNG is configured to 44 V or 22 V, it is scaled accordingly.

In STANDBY state, the detection of this fault starts only when the EN_DG[3:0] timer has expired for the first time.

3.11.4 Output voltage faults

Output undervoltage (OUV) fault

During normal operation, if the output voltage raises above the limit set by VOUT_UV_FAULT_LIMIT, the OUV_TMR[2:0] timer starts running. If the voltage goes back up before the timer expires, the system continues normal operation. If the OUV condition persists when the timer expires, a fault is issued and the FET is turned-off with a regular pull-down.

The system retries to power-up after a cool down period according to the RETRY command settings. The hysteresis of the digital comparator is shown in Table 12.

Table 12 Voltage hysteresis

V_{TLM_RNG} (V)	88	44	22
Voltage (V)	2.06	1.03	0.52

3.11.5 Current and temperature faults

Overcurrent (OC) fault

An OC condition is detected if, during normal operation, the FET current reaches its programmed level of I_{OC}. If this condition occurs, the SOAD_TMR[2:0] timer starts. If the FET current goes below I_{OC} - 10% of hysteresis (with a minimum of 0x04) before the timer expires, the system continues in normal operation. If the OC condition persists when the timer expires, the XDP701 starts the OC/SOA regulation timer (SOAR_TMR[2:0]) and the current regulation at I_{OC} level (I_REG state) by lowering FET's V_{GS} voltage. If the I_REG state ends (FET is fully enhanced again) before this second timer expires, the system goes back to normal. Otherwise an OC fault is triggered and the FET is turned off with a regular pull-down.

The system will retry a power-up after the cool down period according to the RETRY command settings.

The SOA regulation timer configurable steps are compliant with common SOA lines so that the protection can be implemented according to the maximum allowed timer for a specific V_{DS} vs I_{DS} scenario.

***Note**: For safety reasons, if the current through the FET goes below 1 A during the I_REG state, the regulation stops, the FET is turned off and a SOAR fault is declared.*

Severe overcurrent (SOC) fault

An SOC event is detected when FET's I_{DS} current reaches the level which creates a voltage drop over the sense resistor exceeding the programmable level of V_{SNS_SOC}. The detection is done by means of an analog comparator for a faster reaction. This comparator has programmable SOC_DG_TMR analog deglitch and SOC_TMR digital deglitch timers for detection.

If the V_{SNS_SOC} level of the current is detected, SOC_DG_TMR and SOC_TMR start running sequentially. If the SOC conditions are cleared before the timers expire and no other fault conditions are present, the system goes back to normal. Otherwise a fault is triggered and FET is opened with a fast or two-step pull-down (depending on configuration) as soon as this timer expires.

The system retries a power-up after a cool down period according to the RETRY command setting. The fault indication pins are automatically de-asserted when the fault conditions are cleared and PWRGD asserted after a successful retry.

In INIT_SOA_REG, ON and I_REG states, the SOC fault configuration is done by means of the SOC_FAULT_LIMIT bits, and it depends on the CS_RNG configuration, according to the following table:

Table 13 Configuration of SOC levels [mV]

		I_SNS_CFG.CS_RNG[1:0]		
		01	10	11
I_SNS_CFG.SOC_FAULT_LIMIT[2:0]	000	12.5	25	
	001	18.75	37.5	
	010	25	50	
	011	37.5	75	
	100	50	100	
	101	75	150	
	110	100	200	
	111	150	300	

RMS current (RMS)

An OC protection can be configured to react at the RMS current calculation limit instead of instantaneous measurements.

The RMS_EN bit in the REG_CFG command enables or disables the RMS calculation function of the OC protection. If enabled, the protection level is based on the RMS calculation. Since RMS is a sub-function of OC, OC must be enabled (by means of the OC bit in the ENABLE_FAULTS command) if the RMS function is desired.

RMS does not have mask and status bits, but the OC corresponding mask and status bits are used instead.

RMS_SAMPLE_TMR specifies the integration time for the RMS current protection calculation.

If the RMS_EN bit is set (RMS function is enabled), the CS_RNG_TRIM bits specify the RMS current level (as a proportion of V_{SNS_CS}) at which the OC fault is triggered. If this RMS current level is exceeded, FET is turned off immediately with a regular pull-down, skipping the deglitch and regulation phases configured in the SOAD_TMR[2:0] and SOAR_TMR[2:0] bits.

SOA regulation (SOAR) fault

After the ON state is reached and the FET is fully enhanced, there could be different possible scenarios in which the FET SOA limits are violated. For example:

- Input voltage suddenly increases generating a certain V_{DS} meanwhile the output cap is charged up to the new voltage level
- R_{DSON} is too high
- During I_REG state after an OC event, V_{DS} has to increase too much in order to keep the current at an appropriate level

In this scenario, the SOAD_TMR[2:0] deglitch timer starts. If FET V_{DS} and I_{DS} go back within the SOA limits before the timer expires, the system continues in normal operation in ON state. Otherwise the SOAR_TMR[2:0] regulation timer starts while the system continues to regulate the current to stay within the SOA limits. If the SOAR condition is cleared before this second timer expires, system goes back to ON state. If it persists, a SOA regulation fault is triggered and FET is opened with a regular pull-down.

If the regulated current through the FET goes below a level of 1 A, regulation stops, the FET is turned off and a SOAR fault is declared.

The system retries power-up after a cool down period according to the RETRY command settings.

***Note**: The SOAR fault disabling means that a fault is never triggered and the FET is never turned off in case of a SOA limits violation. It is recommended to keep the SOAR fault enabled for safety reasons.*

Overtemperature (OT) fault

During STANDBY, INIT_SOA_REG, normal operation or FAULT, if the temperature measured between the TSNS_P and TSNS_N pins rises above the OT_FAULT_LIMIT value, a fault is triggered and the FET is turned off with a regular pull-down.

The XDP701 waits until FET is completely turned off, then keeps monitoring the FET temperature and stays in the FAULT state until it drops below OT_FAULT_LIMIT - 25°C. In this case, the power-up sequence initiates and the PWRGD pin asserts as soon as the necessary conditions are met.

On-chip thermal shut-down (TSD) fault

The XDP701 has an on-chip temperature sensor with a programmable fault limit of T_{TS_UTH}. If die temperature exceeds this value, a fault is triggered and FET is turned off with a regular pull-down. The XDP701 waits until the FET is completely turned-off, then remains idle in the FAULT state until the temperature drops below T_{TS_LTH} (which is equivalent to T_{TS_UTH} - 10°C), at which point the power-up procedure is started.

3.11.6 Power-up faults

Unsuccessful power-up (watchdog, WD) fault

The watchdog timer can be configured by the WATCHDOG[3:0] bits. Its configurable steps comply with common SOA lines so that protection can be implemented according to the maximum allowed timer for a specific V_{DS} vs I_{DS} scenario. It starts running as soon as power-up procedure starts in the INIT_SOA_REG state. If the FET is not fully enhanced (V_{DS} < 1.0 V and V_{GS} > 7.8 V) before the timer expires, a WD fault is triggered and the FET is turned off with a regular pull-down.

A power-up is retried according to the RETRY command settings, in which case, the fault indication pins are cleared when leaving the FAULT state before any retry attempt. The corresponding status bit remains set until it is manually cleared or device is restarted or power cycled.

Unsuccessful retry (UR) fault

The UR fault can only occur in the FAULT state when the retry counter expires after one of the retry fault events (SOC, OUV, WD, OC, SOAR). The retry counter decrements on each retry event. If it reaches a value of zero (maximum number of programmed retries has been reached), a UR fault is triggered and the system goes to and remains in the LATCH_OFF state.

3.11.7 Internal protection fault

VREG fault

At any point during operation, if the voltage at VREG pin goes below 4.1 V, the system triggers a power-on reset. This fault is not signaled at the fault indication pins, nor does it have a bit in the STATUS_FAULTS PMBus® command.

3.12 Retry

The XDP701 can be configured to automatically retry FET's power-up after FET shut down due to the following faults: SOC, OUV, WD, OC, and SOAR.

The number of retries can be configured from 0 (system latches off after first fault event) to 32 by setting the corresponding number in the RETRY_COUNTER[2:0] bits in the RETRY PMBus® command.

The retry counter can also be disabled, meaning the system will keep retrying an infinite number of times until it is turned off or reset.

The controller waits for a cool down period configurable from 0 to 64 seconds (COOLD_TMR[2:0] bits in the RETRY PMBus® command) before every retry attempt. During this period, the controller remains in FAULT state and CLEAR_FAULTS command and EN pin toggling are ignored.

Retry mask bits are provided so that the cool down period can be turned on or off for any of the faults individually. If both RETRY_COUNTER and fault retry masks are set to 0, system keeps retrying indefinitely skipping the cool down period.

If a successful FET's power-up is achieved during a retry attempt, the retry OK deglitch timer (RETD_TMR[2:0] bits in the RETRY PMBus® command) starts running as soon as ON state is reached.

If no fault has occurred when this timer expires, the retry counter is set to its initial state.

If the maximum number of retries is reached without success, an unsuccessful retry fault, which initiates latch-off, is issued.

If the retry feature is used to avoid long start-up times due to the fault that caused the retry, it is recommended to enable the watchdog (WD) fault and its corresponding watchdog retry mask in the MASK_FAULTS PMBus® command.

3.13 Latch-off

LATCH_OFF and MEM_FAULT are latch-off states. In case of a latch-off fault, the controller's FAULT state is followed by the LATCH_OFF or MEM_FAULT state and controller:

- Keeps FET off and remains in LATCH_OFF or MEM_FAULT state
- Latches the state of all status commands including fault and warning ones, except for STATUS_CML. This is in order to support reporting of COM warning in the LATCH_OFF state
- Latches the state of status pins (PWRGD, FAULT, LED#, SMBALERT#, WARN)
- Keeps service blocks (including VREG), telemetry, communication PMBus® interface and necessary digital running to support data communication

Latch-off is immediately triggered by the following faults:

- Memory OTP fault
- FET's drain-source short fault
- FET's gate-drain short fault
- FET's gate-source short fault

Latch-off is triggered if during the following faults the maximum number of retries has been reached without successful recovery from fault (unsuccessful retry (UR) fault occurs):

- Output undervoltage (OUV) fault
- Unsuccessful power-up (watchdog) fault
- Overcurrent (OC) fault
- SOA regulation fault
- Severe overcurrent (SOC) fault

If the retry counter is set to zero, the latch-off is triggered right after any fault listed above occurs.

The XDP701 can go out of LATCH_OFF or MEM_FAULT states by means of a power cycle. In which case, it starts operation from POR_INIT state.

Alternative ways to go out of LATCH_OFF (not applicable to MEM_FAULT) are the CLEAR_FAULTS PMBus® command or the external EN signal high-to-low transition. If either of these methods is used, the following actions take place:

- De-assert/release status pins (PWRGD, FAULT, WARN)
- Clear the FAULT and WARNING status commands
- Continue operation from CHK_FET state

3.14 Warnings

Warnings are defined as alerts that do not turn off the FET. They are alerted through the WARN or SMBALERT# pins to the processor/MCU so that it can decide if any action is needed in response.

Each one of the warnings has a corresponding bit in the STATUS_WARNS command that is set when a warning has occurred.

These bits can be reflected in the GPO1/WARN pin to alert the processor/MCU that any of these events has happened. GPO1/WARN is an NMOS open drain pin (output polarity is programmable).

The SMBALERT# pin can be configured to provide a summary of all triggered faults, warnings or both. Its output is a logic OR of all the faults or warnings, depending on its configuration in GPO_CFG command. A mask command is provided for the user to select which warnings are to be reflected on the WARN and SMBALERT# pins.

Warnings can be disabled by clearing their enable bits, which means they are not detected and are not reported.

Each one of the warnings descriptions below specifies when the "warning is cleared". This indicates when the conditions that generate one or more warnings are cleared.

The warning status bits and pins remain set until they are cleared:

- by means of the CLEAR_FAULTS PMBus® command
- or by a controller restart (toggling EN pin) or a power cycle

***Note**: Due to the nature of the COM warning, there are some exceptions on the way it is reported through the WARN pin and the way it is cleared. See details in* Communication warning.

The table below shows when particular warning's processing is active.

Table 14 Warnings during operation states

Activation (X) of WARNING's processing during operation states										
WARNING NAME	**State of controller**									
	POR_INIT	**READ_CFG**	**CHK_FET**	**STANDBY**	**INIT_SOA_REG**	**ON**	**I_REG**	**FAULT**	**WAIT_10S**	**MEM_FAULT/ LATCH_OFF**
VGSL	--	--	--	--	--	X	--	--	--	--
OT	--	--	--	X	X	X	X	X	--	--
TSD	--	--	--	X	X	X	X	X	--	--
UV	--	--	--	X	X	X	X	X	--	--
OV	--	--	--	X	X	X	X	X	--	--
OOV	--	--	--	X	X	X	X	X	--	--
OUV	--	--	--	--	--	X	X	--	--	--
SOAR	--	--	--	--	--	X	X	--	--	--
OUC	--	--	--	--	--	X	X	--	--	--
OOC	--	--	--	X	X	X	X	--	--	--
INeg	--	--	--	--	--	X	X	--	--	--
OP	--	--	--	X	X	X	X	--	--	--
COM	--	--	X	X	X	X	X	X	X	X

The following figure shows flow of all warnings.




Figure 10 Warnings flow

3.14.1 Damaged FET warning

Gate-source low voltage (VGSL) warning

During ON state, if the V_{GS} of the FET goes below 7.8 V, a VGSL warning is triggered, indicating that there might be gate-source or gate-drain issues over life time. The warning is cleared as soon as V_{GS} of the FET rises above the same limit.

3.14.2 Input voltage and power warnings

Input undervoltage (UV) warning

If the input voltage reaches or falls below VIN_UV_WARN_LIMIT, a warning is triggered. If the voltage rises above this limit plus a hysteresis of 0x60 (see Table 15), the warning is cleared.

Input overvoltage (OV) warning

If the input voltage reaches or rises above VIN_OV_WARN_LIMIT, a warning is triggered. If the voltage falls below this limit minus a hysteresis of 0x60 (see Table 15), the warning is cleared.

Table 15 Voltage hysteresis

V_{TLM_RNG} (V)	88	44	22
Voltage (V)	2.06	1.03	0.52

Input overpower (OP) warning

If the input power (as a product of VIN * IOUT) goes above the programmed PIN_OP_WARN_LIMIT, the system generates an OP warning. If the input power goes below the limit minus a digital hysteresis of 0x100 (which corresponds to typically 0.4% of the maximum power), the warning is cleared. Averaging of power for this warning is done by the same setting as for telemetry: P_TELEMETRY_AVG bits in the TELEMETRY_CFG PMBus® command.

3.14.3 Output voltage warnings

Output undervoltage (OUV) warning

If the output voltage reaches or falls below VOUT_UV_WARN_LIMIT, a warning is triggered. If the voltage rises above this limit plus a hysteresis of 0x60 (see Table 15), the warning is cleared.

Output overvoltage (OOV) warning

This warning is set if the output voltage exceeds the limit set by the VOUT_OV_WARN_LIMIT PMBus® command during the power-up procedure, normal operation, or FAULT state. If the voltage falls below this limit minus a hysteresis of 0x60 (see Table 15), the warning is cleared.

3.14.4 Current and temperature warnings

Output overcurrent (OOC) warning

An OOC warning is detected if the load current sensed by the voltage drop in the sense resistor exceeds the limit set by the IOUT_OC_WARN_LIMIT PMBus® command. The warning is cleared if the current goes below the IOUT_OC_WARN_LIMIT minus a digital hysteresis of 0x80 (see Table 16).

Output undercurrent (OUC) warning

During normal operation, if the FET I_{DS} current is less than a programmable value of the IOUT_UC_WARN_LIMIT PMBus® command, an undercurrent event is triggered. The warning is cleared as soon as the current goes back above

the IOUT_UC_WARN_LIMIT value plus a digital hysteresis of 0x80, which corresponds to the following current levels, depending on the V_{SNS_CS} setting and assuming a 1 mΩ sense resistor:

Table 16 Current hysteresis

V_{SNS_CS} (mV)	25	50	100
Current (A)	1.11	2.2	4.4

To prevent the false triggering of OUC warning due to low current levels during INIT_REG_SOA or at the beginning of ON states, its detection starts only after the current goes above the programmed OUC level for the first time in ON state.

SOA regulation (SOAR) warning

A warning is issued when the controller enters the I_REG state due to OC or SOA conditions violation if SOAR_TMR[2:0] is not programmed to 0. The warning remains set until the controller leaves the I_REG state.

Negative current (INeg) warning

If a negative current through the FET over I_{NEG_MAX} level is detected, an INeg warning is triggered. The warning is cleared when the FET/load current sample returns to positive level (≥ 0 A).

Overtemperature (OT) warning

If the temperature rises above OT_WARN_LIMIT, an OT warning is issued. The warning is cleared when the temperature falls below OT_WARN_LIMIT minus a hysteresis of 25°C.

On-chip thermal shut-down (TSD) warning

The XDP701 has an on-chip temperature sensor. A warning is triggered if the temperature exceeds an upper threshold of 125°C during the power-up procedure, normal operation, or FAULT state. The warning is cleared when the temperature falls below 115°C.

3.14.5 Communication warning

PMBus® interface communication (COM) warning

This warning is triggered if the PMBus® communication (read or write) is detected with fails. COM is the only warning that is enabled during the LATCH_OFF state. Since the WARN pin status is latched during this state, the warning is not reported through the pin. The only way to detect this warning during LATCH_OFF is to read the STATUS_CML command.

***Note**: The WARN pin is not cleared by clearing STATUS_CML after a COM warning. The WARN pin is a reflection of the COMM bit in the STATUS_WARNS command, so this is the bit that has to be cleared in order for the WARN pin to be cleared.*

3.15 Telemetry

The XDP701 provides real time accurate measurement and calculation data for:

- Input voltage
- Output voltage
- Load/FET current (by means of voltage drop over external shunt resistor), including its squared RMS value (if enabled)
- Input power
- Energy
- External FET temperature
- On-chip temperature

All information is provided through the PMBus® interface by issuing the corresponding commands.

The following figure shows the telemetry flow:




Figure 11 XDP701 telemetry flow

3.15.1 Telemetry summary table

The following table shows the sensing points of the different telemetry features and the commands to be used for configuration and to get the data read.

Table 17 Telemetry summary

Parameter	Sensing	Averaging configuration	Instantaneous/ averaged	Peak	Valley
Input voltage	VIN_SNS pin	V_TELEMETRY_AVG	READ_VIN	READ_VIN_PEAK	READ_VIN_VALLEY
Load/FET current	ISNS_REF/ ISNS pins	I_TELEMETRY_AVG	READ_IOUT	READ_IOUT_PEAK	READ_IOUT_VALLEY
RMS Load/FET current	ISNS_REF/ ISNS pins	–	READ_IOUT_RMS	–	–
Output voltage	VOUT_SNS pin	V_TELEMETRY_AVG	READ_VOUT	READ_VOUT_PEAK	READ_VOUT_VALLEY
Input power (16 bits)	Input voltage x Load/FET current	P_TELEMETRY_AVG	READ_PIN	–	–
Input power (24 bits)			READ_PIN_EXT	READ_PIN_PEAK	–
Energy (48 bits)	Input power accumulated over time	–	READ_EIN	–	–
Energy extended (64 bits)		–	READ_EIN_EXT	–	–
External FET temperature	TSNS_P/TSNS_N pins	–	READ_TEMPERATURE_1	READ_TEMP_1_PEAK	READ_TEMP_1_VALLEY
On-chip temperature	On-chip temperature sensor	–	READ_TEMPERATURE_2	–	–

3.15.2 Averaged and instantaneous telemetry

3.15.2.1 Averaging telemetry data

Input voltage and power and output voltage and current measurements can be averaged by means of their corresponding bit fields: V_TELEMETRY_AVG[2:0], I_TELEMETRY_AVG[2:0] and P_TELEMETRY_AVG[3:0]. The voltage and current averaging bit fields consist of three bits:

Table 18 Voltage and current telemetry averaging

Bits settings	Averaged number of samples
000	1
001	2
010	4
011	8
100	16
101	32

(table continues...)

Table 18 (continued) Voltage and current telemetry averaging

Bits settings	Averaged number of samples
110	64
111	128

And power averaging bit field consists of four bits:

Table 19 Power telemetry averaging

Bits settings	Averaged number of samples
0000	1
0001	2
0010	4
0011	8
0100	16
0101	32
0110	64
0111	128
1000	256
1001	512
1010	1024
1011	2048
1100	4096
1101	8192
1110	16384
1111	32768

3.15.2.2 Instantaneous telemetry data

Instantaneous measurements can be obtained by setting the corresponding x_TELEMETRY_AVG[2:0] bits to 000 or P_TELEMETRY_AVG[3:0] to 0000, so that only one sample is taken.

3.15.3 Peaks and valleys

The x_PEAK and x_VALLEY commands report the maximum and minimum values (respectively) measured since the last time the command was cleared.

Peaks apply for the following parameters:

- Input voltage
- Output voltage
- Load/FET current
- Input power
- External FET temperature

Valleys apply for the following parameters:

- Input voltage
- Output voltage
- Load/FET current
- External FET temperature

The x_PEAK and x_VALLEY commands are cleared after reading their contents or by means of a power on reset. After reset, the first value read is compared to 0x000 (peaks) or 0xFFF (valleys) and it becomes a new peak or valley respectively.

As shown in Figure 11, peaks and valleys are calculated from instantaneous data, before it is averaged and regardless of the averaging setting.

3.15.4 Telemetry via PMBus®

The following formula converts from PMBus® direct format to "real world" values:

$$X = \frac{1}{m} * \left(Y * 10^{-R} - b \right) \tag{3}$$

Where:

X = Calculated "real world" value in the appropriate units (A, V, °C, and so on)

m = Slope coefficient, is a two byte, two's complement integer

Y = Two byte two's complement integer received from the PMBus® device

b = Offset, is a two byte, two's complement integer

R = Exponent, is a one byte, two's complement integer

To convert from "real world" values to PMBus® direct format, use the following formula:

$$Y = (mX + b) * 10^{R} \tag{4}$$

Where:

Y = Two byte two's complement integer to be sent to the unit

m = Slope coefficient, is the two byte, two's complement integer

X = "real world" value, in units such as Amperes or Volts, to be converted for transmission

b = Offset, is the two byte, two's complement integer

R = Exponent, is the decimal value equivalent to the one byte, two's complement integer.

Coefficients for these formulas are specified in the following table:

Table 20 PMBus® coefficients

Command	VTLM_RNG	VSNS_CS	m	b	r
VOUT_OV_WARN_LIMIT,	88	–	4653	0	-2
VOUT_UV_WARN_LIMIT,	44		9307	0	-2
VOUT_UV_FAULT_LIMIT,	22		18614	0	-2
VIN_OV_FAULT_LIMIT,					
VIN_OV_WARN_LIMIT,					
VIN_UV_FAULT_LIMIT,					
READ_VIN,					
READ_VIN_PEAK,					
READ_VIN_VALLEY,					
READ_VOUT,					
READ_VOUT_PEAK,					
READ_VOUT_VALLEY					
IOUT_OC_WARN_LIMIT,	–	25	11582	0	-2
IOUT_UC_WARN_LIMIT,		50	5791	0	-2
READ_IOUT,		100	28956	0	-3
READ_IOUT_PEAK,					
READ_IOUT_VALLEY					
READ_IOUT_RMS	–	25	5202	0	-2
		50	13005	0	-3
		100	32513	0	-4
READ_PIN_EXT,	88	25	5390	0	0
READ_PIN_PEAK		50	26949	0	-1
		100	13474	0	-1
	44	25	10780	0	0
		50	5390	0	0
		100	26949	0	-1
	22	25	21559	0	0
		50	10780	0	0
		100	5390	0	0
PIN_OP_WARN_LIMIT,	88	25	21054	0	-3
READ_PIN,		50	10527	0	-3
READ_EIN		100	5263	0	-3
	44	25	4211	0	-2
		50	21054	0	-3
		100	10527	0	-3
	22	25	8422	0	-2

(table continues...)

Table 20 (continued) PMBus® coefficients

Command	VTLM_RNG	VSNS_CS	m	b	r
		50	4211	0	-2
		100	21054	0	-3
OT_FAULT_LIMIT, OT_WARN_LIMIT, READ_TEMPERATURE_1, READ_TEMP_1_PEAK, READ_TEMP_1_VALLEY	–	–	52	14321	-1
READ_TEMPERATURE_2	–	–	23	6225	-1

***Note**: The current and power coefficients are normalized to a 1 mΩ sense resistor. See Calculating PMBus® direct format limits from "real world" values and vice-versa for examples on how to calculate current and power.*

3.15.5 RMS current calculation

The RMS current is calculated by integrating the current measurements over a specific period of time set by RMS_SAMPLE_TMR[1:0] bits in the SOA_TMR command.

3.15.6 Input power calculation

The input power is a multiplication of the load/FET current and the input voltage values.

Each time a current measurement is performed, a power calculation is performed, multiplying the recent values of the load/FET current and the input voltage together before their corresponding averaging. The input power can be reported in 16 bits format (READ_PIN) or an extended 24 bits format (READ_PIN_EXT).

3.15.7 Energy calculation

Energy is the input power accumulated over time.

The calculated input power value is added to a power accumulator command that may increment a rollover counter if the value exceeds the maximum accumulator value. The power accumulator command also increments a power sample counter. The power accumulator and power sample counter are read using the same READ_EIN command to ensure that the accumulated value and sample count are from the same point in time.

The MCU reading the data assigns a time stamp when the data is read. By calculating the time difference between consecutive uses of READ_EIN and determining the delta in power consumed, it is possible for the MCU to determine the total energy consumed over that period.

ROLLOVER_COUNT bit field in READ_EIN_EXT command has 16 extra bits for an extended energy reading.

3.16 Analog IMON/PMON

An analog monitoring and reporting (AMON) of FET current (IMON) or input power (PMON) signal can be output at the AMON pin by configuring the corresponding bits in the TELEMETRY_CFG PMBus® command.

As shown in Figure 12, information is taken from the IOUT data path and the PIN data output, which goes into a digital multiplexer (1), configurable by means of the TELEMETRY_CFG PMBus® command. The output of the multiplexer then goes to an IDAC (2), which outputs a current level proportional to the corresponding current or power digital input at the AMON pin.

To reduce the noise, it is recommended to add an output RC low pass filter with a bandwidth of 50 kHz to 80 kHz at the AMON pin. To calculate this filter and corresponding current and power levels based on the AMON output, see Calculating AMON resulting current and power.




Figure 12 AMON generation

3.17 Communication interfaces

3.17.1 PMBus®

The power management bus (PMBus®) is an open-standard digital power management protocol: simple, standard, flexible, extensible, and easy to program. The PMBus® command language enables communication between components of a power system: CPUs, power supplies, power converters, and more.

The supported features and commands of the XDP701 are based on the PMBus® Specification Rev 1.3.1 parts I, II and III.

The communication via PMBus® is possible right after internal circuitry initialization, which takes around 2 ms after the input voltage is applied.




Figure 13 PMBus® timing diagram

The PMBus® communication is enabled by default. It is possible to disable it by means of the PMBus® enable signal, which can be configured to the GPO3 pin in the GPO_CFG command. If it is configured as PMBus® enable, a low level on this pin disables PMBus® communication. This feature is useful in case it is desired to configure different addresses digitally in many devices connected to a single bus.

3.17.1.1 Supported functions

The PMBus® is specified to cover a lot of different applications in the realm of power management. For a hot-swap application, only a subset of commands is used.

3.17.1.1.1 Addressing

The device has a slave address controlled by PMBUS_CFG command or by address pins. There are 16 different addresses available for external resistor setting. See Table 4.

3.17.1.1.2 Protocol violations

The XDP701 supports the following protocol violations:

- Command not valid
- Command too short
- Data not valid

- Error at repeated start
- Extra Byte in command
- Page not valid
- Read bit set in address
- Read too few bits
- Read too few bytes
- Read too many bytes
- Send too few bits
- Send too many bytes

3.17.1.1.3 Timeout

If a device holds onto the bus, the bus may freeze. If the microcontroller sees such an issue, it may stop the clock for $t_{TIMEOUT}$. This may also happen if another slave device holds the bus incorrectly. This causes all slave devices to reset their PMBus® interfaces and be ready for a new start command.

3.17.1.2 Protocol




Figure 14 Write Byte protocol




Figure 15 Write Word protocol




Figure 16 Write Byte protocol with PEC




Figure 17 Write Word protocol with PEC




Figure 18 Read Byte protocol




Figure 19 Read Byte protocol with PEC




Figure 20 Read Word protocol




Figure 21 Read Word protocol with PEC




Figure 22 Send Byte protocol




Figure 23 Send Byte protocol with PEC




Figure 24 Block Write




Figure 25 Block Write with PEC




Figure 26 Block Read




Figure 27 Block Read with PEC




Figure 28 Group Command protocol




Figure 29 Group Command protocol with PEC

Alert response address

The XDP701 supports the SMBus alert response address. This is a method to allow the microcontroller to locate the device that has issued an alert if there are multiple devices connected to the same bus.

1. Device issues an SMBALERT on GPO1 or GPO3 (depending on GPO_CFG command configuration). This is just a normal fault being signaled.
2. Microcontroller sends a special address 0x0C with READ bit "1" (that is, 0x19).
3. Device responds with its own address:
   - If more than one device responds, the lowest address wins and disables its alert.
4. The microcontroller continues to process all alerts by the same process until there are no alerts signaled.




Figure 30 A 7-bit-addressable device responds to an ARA



Figure 31 A 7-bit-addressable device responds to an ARA with PEC

3.18 Memory

The XDP701 has three types of memory for programmability:

- Volatile memory
- One time programmable (OTP)
- Multiple time programmable (MTP)

The one time programmable (OTP) memory can be used to fix and save specific command settings. At power-up, during READ_CFG state, all the settings saved in the OTP memory are copied into volatile memory. The OTP memory is partitioned into two sub-sections: one for storing PMBus® register values, the other for storing user-defined SOA data (SOA PMBus® command).

The XDP701 contains 10 pages of MTP for a multiple time programmability. When the number of reprogramming reaches 10 (indicated by MTP_FULL bit in the STATUS_MEM command), the circuit keeps the latest programmed values. The command contained in this memory section is I_SNS_CFG, which contains the following configuration bits: CS_RNG, CS_RNG_TRIM, SOC_FAULT_LIMIT, and START_ILIM.

To program the desired settings in internal commands or OTP at power-up, the following steps must be followed:

- Apply a voltage at the VDD pin:
  - ≥ 6.5 V to program commands
  - ≥ 20 V to program OTP or MTP memory
- Keep the VIN_SNS pin connected to the input voltage source that supplies the VDD pin. The input voltage level is sensed through VIN_SNS to make sure the level is appropriate for OTP programming
- Keep the EN pin at chip GND potential
- Communication via PMBus® is possible as soon as the STANDBY state is entered. At this point, commands, OTP or MTP memory can be programmed
- For a successful programming, the internal temperature of the device must stay below 125°C at all times

To program OTP or MTP sections:

1. Program the commands in volatile memory as desired
2. Select the section to be programmed by means of the SEL_SEC bits in WRITE_OTP command
3. Set the WRITE_OTP bit
4. The command configuration is automatically copied to the selected section

If the MTP section is selected, the XDP701 automatically locates the latest available page and programs it.

PROG_BLOCK and OTP_FAIL indicate the status of the OTP and MTP memory programming according to the following table:

Table 21 OTP programming status

PROG_BLOCK	OTP_FAIL	Meaning
0	0	OTP, MTP or OTP SOA programming has succeeded if OTP_USER, MTP_USER or SOA_PRG bits are set. Otherwise, programming has not started.
0	1	OTP programming started but failed during programming because of OTP issue. Part must be discarded.
1	0	OTP programming must not be started since temperature or input supply are out of range.
1	1	OTP programming started but failed during programming because temperature or voltage going out of range during programming. Part must be discarded.

Once programmed, the OTP_USER bit indicates that the OTP memory has been programmed successfully and MTP_USER bits indicates that MTP memory is in use.

Before programming, PROG_BLOCK must be checked to determine if the temperature and VIN are in range and programming is allowed. PROG_BLOCK indicates the temperature and voltage status in real time. If, after checking PROG_BLOCK, but before programming starts, any of these conditions goes out of range, programming is blocked, PROG_BLOCK is set and OTP_FAIL will remain 0. It is possible that, after a blocked attempt of programming, the temperature and voltage go back in range, so PROG_BLOCK will read 0 again. Due to this, it is important to note that, as long as OTP_USER and OTP_FAIL are 0, it is still possible to program OTP.

If the temperature and voltage conditions go out of range during programming, OTP_FAIL indicates an unsuccessful programming after the operation. If the temperature and voltage go back in range, PROG_BLOCK will read 0 again and it is only OTP_FAIL that indicates the programming failed.

4 Electrical characteristics

4.1 Absolute maximum ratings

Table 22 Absolute maximum ratings

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the device. All voltage parameters are referenced to GND unless otherwise specified, positive currents are flowing into the pin, T_A = 25°C

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Supply voltage at VDD pin	V_{VDD_DC}	-0.3	–	80	V	–
Supply voltage transients at VDD pin	V_{VDD_AC}	–	–	100	V	For 500 ms max
Voltage slew rate at VDD pin	V_{VDD_SR}	–	–	80	V/µs	The RC filter (that is, 10 Ω/100 nF, or 100 Ω/10 nF, and so on) on the pin is recommended, especially for high voltage applications
Voltage slew rate at ISNS_REF and ISNS pins	$V_{ISNS_REF_SR}$, V_{ISNS_SR}	–	–	80	V/µs	The resistor (that is, 10 Ω) in series to each pin is recommended if an excessive dV/dt may occur in the application
Voltage slew rate at SOURCE and VOUT_SNS pins	V_{SOURCE_SR}, $V_{OUT_SNS_SR}$	–	–	80	V/µs	An output cap (10 µF min) limits a slew rate on these pins
Output voltage at GATE pin	V_{GATE_DC}	-0.3	–	15	V	–
GATE to SOURCE voltage	$V_{GATE\text{-}SOURCE_DC}$	-0.3	–	12	V	–
GATE to SOURCE voltage transients	$V_{GATE\text{-}SOURCE_AC}$	–	–	15	V	For 500 ms max
Output voltage at VREG pin	V_{VREG}	-0.3	–	6	V	–
Digital pins output voltage (PWRGD, FAULT, WARN, GPOx, SDAO)	V_{PWRGD}, V_{FAULT}, V_{WARN}, V_{GPOx}, V_{SDAO}	-0.3	–	6	V	–
Input voltage at VIN_SNS and VOUT_SNS pins	V_{OUT_DC}	-0.3	–	80	V	–
Input voltage transients at VIN_SNS and VOUT_SNS pins	V_{OUT_AC}	–	–	100	V	For 500 ms max

(table continues...)

Table 22 (continued) Absolute maximum ratings

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the device. All voltage parameters are referenced to GND unless otherwise specified, positive currents are flowing into the pin, T_A = 25°C

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Input voltage at ISNS_REF pin	$V_{ISNS_REF_DC}$	-0.3	–	0.3	V	–
Input voltage at ISNS pin	V_{ISNS_DC}	-0.8	–	0.8	V	–
Current sense input voltage (ISNS_REF - ISNS)	$V_{\Delta ISNS}$	-0.8	–	0.8	V	–
Analog pins input voltage (EN, ADDRx, TSNS_N)	V_{EN}, V_{ADDRx}, V_{TSNS_N}	-0.3	–	6	V	–
Input voltage at TSNS_P pin	V_{TSNS_P}	-0.3	–	2.5	V	–
Digital pins input voltage (SCL, SDAI)	V_{SCL}, V_{SDAI}	-0.3	–	6	V	–
AMON pull-up voltage	V_{AMON}	–	–	3.3	V	–
Junction temperature range	T_J	-40	–	150	°C	–
Storage temperature range	T_S	-55	–	150	°C	–

4.2 Functional range

Table 23 Functional and performance ranges description

Absolute voltage range at VDD [V]	Communication interface	FET gate	VREG
0 ≤ *VDD* < 6.5	Off	Off (passive pull-down)	Off
6.5 ≤ *VDD* < 9	On	Limited operation: - Off (active pull-down); - limited SOA regulation depending on gate driver supply;	4.5 V (min)
9 ≤ *VDD* < 14		- On/enhancement is not guaranteed (but ≥ 4.5 V)	5.0 V (typ)
VDD ≥ 14		Full operation: - Off (active pull-down); - full SOA regulation; - On/enhancement (typ 10.5 V)	

Table 24 Functional range

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the device. All voltage parameters are referenced to GND unless otherwise specified, positive currents are flowing into the pin, T_A = 25°C

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Supply voltage at VDD pin	V_{VDD}	6.5	–	24	V	–
Supply voltage at VDD pin to enable all features	V_{VDD_EN}	14	–	–	V	See Table 23
VIN_SNS sense pin input voltage	V_{IN_SNS}	6.5	–	24	V	–
VOUT_SNS sense pin input voltage	V_{OUT_SNS}	0	–	24	V	–
Current sense input voltage (ISNS_REF - ISNS)	$V_{\Delta ISNS}$	-0.4	–	0.4	V	–
Minimum overcurrent setting	I_{OC_MIN}	5	–	–	A	Minimum I_{OC} ($I_{OC} = V_{SNS_CS}/R_{SNS}$, see Setting I_{OC}) for optimum stability
Analog pins input voltage (EN, ADDRx)	V_{EN}, V_{ADDRx}	0	–	5.5	V	–
Digital pins input voltage (SCL, SDAI)	V_{SCL}, V_{SDAI}	0	–	5.5	V	–
Output voltage at VREG pin	V_{VREG}	4.5	5	5.5	V	At 10 mA max external load
Digital pins output voltage (PWRGD, FAULT, WARN, GPOx, SDAO)	V_{PWRGD}, V_{FAULT}, V_{WARN}, V_{GPOx}, V_{SDAO}	0	–	5.5	V	–
Junction temperature range	T_J	-40	–	125	°C	–

4.3 Thermal characteristics

Table 25 Thermal characteristics

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Thermal resistance Junction-to-case (bottom)	$R_{\Theta JC_Bot}$	–	21	–	K/W	PCB simulation setup as described in Table 26.

(table continues...)

Table 25 (continued) Thermal characteristics

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Thermal resistance Junction-to-case (top)	$R_{\Theta JC_Top}$	–	49	–	K/W	PCB simulation setup as described in Table 26.
Thermal resistance Junction-to-ambient	$R_{\Theta JA}$	–	56	–	K/W	PCB simulation setup as described in Table 26.
Package power dissipation	P_{PAK}	–	–	0.65	W	

Table 26 PCB characteristics for thermal simulation

Parameter	Standard	λ_{therm} [W/m-K]
Metalization	JEDEC 2s2p (JESD 51-7, JESD 51-5)	388

***Note**: Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.*

***Note**: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org*

***Note**: Thermal performance was obtained with FR4 PCB, size 76.2 mm x 114.3 mm x 1.5 mm, stack-up 2s2p.*

4.4 ESD robustness

Table 27 ESD robustness

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
ESD robustness HBM	V_{ESD_HBM}	-1.5	–	1.5	kV	Human body model sensitivity as per ANSI/ESDA/JEDEC JS-001
ESD robustness CDM	V_{ESD_CDM}	-500	–	500	V	Charged device model sensitivity as per ANSI/ESDA/JEDEC JS-002

4.5 Characteristics

Table 28 Current consumption

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Current consumption	I_{VDD}	–	7.5	10	mA	VDD supply current: FET is fully on, telemetry is on, AMON feature is disabled
		–	10	13	mA	VDD supply current: FET is fully on, telemetry is on, AMON feature is enabled, voltage drop at the I_SNSx pins is close to CS_RNG

Table 29 Electrical characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
EN						
Input upper threshold	V_{EN_UTH}	1.09	1.11	1.13	V	–
Input lower threshold	V_{EN_LTH}	1.04	1.06	1.08	V	–
TSNS_P, TSNS_N						
TSNS_P operating voltage range	V_{TSNS_P}	0.25	–	1	V	–
TSNS_N operating voltage	V_{TSNS_N}	–	0	–	V	–
ISNS_REF, ISNS						
Minimum detectable differential voltage level	V_{SNS_MIN}	0.01 * V_{SNS_CS}	–	–	mV	Between ISNS_REF and ISNS pins
Current sense differential voltage range	V_{SNS_CS}	–	25	–	mV	Set by CS_RNG[1:0] bits: CS_RNG[1:0] = 01
		–	50	–	mV	Set by CS_RNG[1:0] bits: CS_RNG[1:0] = 10
		–	100	–	mV	Set by CS_RNG[1:0] bits: CS_RNG[1:0] = 11

(table continues...)

Table 29 (continued) Electrical characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
SOC differential voltage level	V_{SNS_SOC}	9.5	12.5	15.5	mV	Set by SOC_FAULT_LIMIT[2:0] and CS_RNG[1:0] bits: SOC_FAULT_LIMIT[2:0] = 000 and CS_RNG[1:0] = 01
		15.75	18.75	21.75	mV	Set by SOC_FAULT_LIMIT[2:0] and CS_RNG[1:0] bits: SOC_FAULT_LIMIT[2:0] = 001 and CS_RNG[1:0] = 01
		22	25	28	mV	Set by SOC_FAULT_LIMIT[2:0] and CS_RNG[1:0] bits: SOC_FAULT_LIMIT[2:0] = 010 and CS_RNG[1:0] = 01; or SOC_FAULT_LIMIT[2:0] = 000 and CS_RNG[1:0] = 10 or 11
		34.5	37.5	40.5	mV	Set by SOC_FAULT_LIMIT[2:0] and CS_RNG[1:0] bits: SOC_FAULT_LIMIT[2:0] = 011 and CS_RNG[1:0] = 01; or SOC_FAULT_LIMIT[2:0] = 001 and CS_RNG[1:0] = 10 or 11
		47	50	53	mV	Set by SOC_FAULT_LIMIT[2:0] and CS_RNG[1:0] bits: SOC_FAULT_LIMIT[2:0] = 100 and CS_RNG[1:0] = 01; or SOC_FAULT_LIMIT[2:0] = 010 and CS_RNG[1:0] = 10 or 11
		71	75	79	mV	Set by SOC_FAULT_LIMIT[2:0] and CS_RNG[1:0] bits: SOC_FAULT_LIMIT[2:0] = 101 and CS_RNG[1:0] = 01; or SOC_FAULT_LIMIT[2:0] = 011 and CS_RNG[1:0] = 10 or 11
		96	100	104	mV	Set by SOC_FAULT_LIMIT[2:0] and CS_RNG[1:0] bits: SOC_FAULT_LIMIT[2:0] = 110 and CS_RNG[1:0] = 01; or SOC_FAULT_LIMIT[2:0] = 100 and CS_RNG[1:0] = 10 or 11
		145	150	155	mV	Set by SOC_FAULT_LIMIT[2:0] and CS_RNG[1:0] bits:

(table continues...)

Table 29 (continued) Electrical characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
						SOC_FAULT_LIMIT[2:0] = 111 and CS_RNG[1:0] = 01; or SOC_FAULT_LIMIT[2:0] = 101 and CS_RNG[1:0] = 10 or 11
		193	200	207	mV	Set by SOC_FAULT_LIMIT[2:0] and CS_RNG[1:0] bits: SOC_FAULT_LIMIT[2:0] = 110 and CS_RNG[1:0] = 10 or 11
		290	300	310	mV	Set by SOC_FAULT_LIMIT[2:0] and CS_RNG[1:0] bits: SOC_FAULT_LIMIT[2:0] = 111 and CS_RNG[1:0] = 10 or 11
Current sense ADC resolution	ADC_{RES}	–	12	–	bits	–
Max allowed negative current	I_{NEG_MAX}	–	520	–	mA	To trigger INEG warning. V_{SNS_CS} = 25 mV, R_{SNS} = 1 mΩ
		–	1100	–	mA	To trigger I_{NEG} warning. V_{SNS_CS} = 50 mV, R_{SNS} = 1 mΩ
		–	2200	–	mA	To trigger I_{NEG} warning. V_{SNS_CS} = 100 mV, R_{SNS} = 1 mΩ
GATE						
Gate voltage	V_{GATE}	8.5	10.5	12.0	V	14 V ≤ VDD ≤ 24 V, I_{GATE} ≤ 5 µA, FET is fully on
		4.5	–	–	V	6.5 V ≤ VDD < 14 V, I_{GATE} ≤ 5 µA
Pull-up current	I_{GATE_PU}	200	250	300	µA	At V_{GATE} = 5 V
Fast pull-down current	I_{GATE_FPD}	0.825	1.5	2.175	A	Set by GATE_FAST_PD[0]: GATE_FAST_PD[0] = 0
GATE pin two-step turn-off fast pull-down	$R_{GATE_2ST_FAST_PD}$	156	200	244	Ω	Set by GATE_FAST_PD[0]: GATE_FAST_PD[0] = 1

(table continues...)

Table 29 (continued) Electrical characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Slow pull-down current	I_{GATE_SPD}	200	250	300	µA	Set by GATE_SLOW_PD[1:0] bits: GATE_SLOW_PD[1:0] = 00 Used for both regular/slow pull-down and second phase of the two-step turn-off
		400	500	600	µA	Set by GATE_SLOW_PD[1:0] bits: GATE_SLOW_PD[1:0] = 01 Used for both regular/slow pull-down and second phase of the two-step turn-off
		600	750	900	µA	Set by GATE_SLOW_PD[1:0] bits: GATE_SLOW_PD[1:0] = 10 Used for both regular/slow pull-down and second phase of the two-step turn-off
		1000	1250	1500	µA	Set by GATE_SLOW_PD[1:0] bits: GATE_SLOW_PD[1:0] = 11 Used for both regular/slow pull-down and second phase of the two-step turn-off
VOUT_SNS						
Input current	I_{VOUT_SNS}	–	15	–	µA	At 48 V
Telemetry						
Monitored voltage range (input and output voltages)	V_{TLM}	–	22	–	V	Set by VTLM_RNG[1:0] bits: VTLM_RNG[1:0] = 10
		–	44	–	V	Set by VTLM_RNG[1:0] bits: VTLM_RNG[1:0] = 01
		–	88	–	V	Set by VTLM_RNG[1:0] bits: VTLM_RNG[1:0] = 00
Input voltage measurements accuracy	A_{VIN}	–	±0.2	±0.3	%	At VIN_SNS vs GND: VIN_SNS = 20 V to 40 V or 10 V to 20 V depending on corresponding programmed range V_{TLM}
		–	±0.2	±0.4	%	At VIN_SNS vs GND: VIN_SNS = 40 V to 80 V, V_{TLM} = 88 V

(table continues...)

Table 29 (continued) Electrical characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Output voltage measurements accuracy	A_{VOUT}	–	±0.2	±0.3	%	At VOUT_SNS vs GND: VOUT_SNS = 20 V to 40 V or 10 V to 20 V depending on corresponding programmed range V_{TLM}
		–	±0.2	±0.4	%	At VOUT_SNS vs GND: VOUT_SNS = 40 V to 80 V, V_{TLM} = 88 V
Current measurement accuracy	A_{IIN}	–	±0.15	±0.42	%	Between ISNS_REF & ISNS pins. $V_{\Delta ISNS}$ = V_{SNS_CS}, where V_{SNS_CS} = 100 mV or 50 mV
		–	±0.25	±0.66	%	Between ISNS_REF & ISNS pins. $V_{\Delta ISNS}$ = V_{SNS_CS}/2, where V_{SNS_CS} = 100 mV or 50 mV
		–	±0.45	±1.2	%	Between ISNS_REF & ISNS pins. $V_{\Delta ISNS}$ = V_{SNS_CS}/4, where V_{SNS_CS} = 100 mV or 50 mV
		–	±0.2	±0.65	%	Between ISNS_REF & ISNS pins. $V_{\Delta ISNS}$ = V_{SNS_CS}, where V_{SNS_CS} = 25 mV
		–	±0.4	±1.1	%	Between ISNS_REF & ISNS pins. $V_{\Delta ISNS}$ = V_{SNS_CS}/2, where V_{SNS_CS} = 25 mV
		–	±0.8	±2.0	%	Between ISNS_REF & ISNS pins. $V_{\Delta ISNS}$ = V_{SNS_CS}/4, where V_{SNS_CS} = 25 mV
Calculated input power accuracy	A_{PIN}	–	±0.35	±0.82	%	At VIN_SNS vs GND voltage: VIN_SNS = 40 V to 80 V V_{TLM} = 88 V And voltage between ISNS_REF & ISNS pins: $V_{\Delta ISNS}$ = V_{SNS_CS}, where V_{SNS_CS} = 100 mV or 50 mV
		–	±0.4	±1.1	%	At VIN_SNS vs GND voltage: VIN_SNS = 40 V to 80 V V_{TLM} = 88 V And voltage between ISNS_REF & ISNS pins: $V_{\Delta ISNS}$ = V_{SNS_CS}, where V_{SNS_CS} = 25 mV

(table continues...)

Table 29 (continued) Electrical characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Calculated energy accuracy	A_{EIN}	–	1.4	2.4	%	At VIN_SNS vs GND voltage: VIN_SNS = 40 V to 80 V V_{TLM} = 88 V And voltage between ISNS_REF & ISNS pins: $V_{\Delta ISNS}$ = V_{SNS_CS}, where V_{SNS_CS} = 100 mV or 50 mV
		–	1.4	2.6	%	At VIN_SNS vs GND voltage: VIN_SNS = 40 V to 80 V V_{TLM} = 88 V And voltage between ISNS_REF & ISNS pins: $V_{\Delta ISNS}$ = V_{SNS_CS}, where V_{SNS_CS} = 25 mV
On-chip temperature monitored range	$T_{ON-CHIP}$	-40	–	150	°C	–
On-chip temperature measurement accuracy	$A_{TON-CHIP}$	-5	–	5	°C	–
Temperature measurements accuracy	A_{TSNS}	–	±4.0	±12.5	°C	Sourcing currents in TSNS_P pin. Sense the voltage between TSNS_P and TSNS_N pins. External transistor is: MMBT3904
VREG						
Output voltage	V_{REG}	4.7	5.0	5.3	V	9 V ≤ VDD ≤ 24 V C_{VREG} = 1 µF Internal load + external load Package maximum power dissipation limit (P_{PAK}) must not be violated
		4.5	–	–	V	6.5 V ≤ VDD ≤ 9 V C_{VREG} = 1 µF Internal load + external load Package maximum power dissipation limit (P_{PAK}) must not be violated
Current capability to supply external load	I_{REG}	–	–	10	mA	–
PWRGD, GPOx, FAULT, WARN, SMBALERT#, CGDN, LED#, RESTARTN						
Output low voltage	V_{OL}	–	–	0.4	V	At 10 mA

(table continues...)

Table 29 (continued) Electrical characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Input low voltage	V_{IL}	–	–	0.8	V	–
Input high voltage	V_{IH}	2.0	–	–	V	–
Leakage current	I_{GPO_LEAK}	–	–	5	µA	At 5.5 V, output is HiZ
Current sink capability	I_{GPO_max}	–	–	10	mA	–
SDAI, SDAO, SCL						
Input high voltage	$V_{IN_COMM_H}$	2.0	–	–	V	–
Input low voltage	$V_{IN_COMM_L}$	–	–	0.8	V	–
Output low voltage	$V_{OUT_COMM_L}$	–	–	0.4	V	At 20 mA
Leakage current	I_{COMM_LEAK}	–	–	5.0	µA	At 5.5 V
Nominal bus voltage	V_{BUS}	3.0	3.3 or 5.0	5.5	V	–
Capacitive load per bus segment	C_{LOAD}	–	–	400	pF	–
Pin capacitance	C_{PIN}	–	5	10	pF	–
ADDRx						
Pin sense current	I_{ADDR}	–	100	–	µA	–
Programmability voltage step	V_{ADDR_STEP}	–	0.8	–	V	See Table 4 for more information
On-chip thermal shut-down						
Protection trigger upper threshold	T_{TS_UTH}	–	130	–	°C	Set by ONCHIP_TSD_FAULT_LIMIT[1:0] bits: ONCHIP_TSD_FAULT_LIMIT[1:0] = 00
		–	135	–	°C	Set by ONCHIP_TSD_FAULT_LIMIT[1:0] bits: ONCHIP_TSD_FAULT_LIMIT[1:0] = 01
		–	140	–	°C	Set by ONCHIP_TSD_FAULT_LIMIT[1:0] bits: ONCHIP_TSD_FAULT_LIMIT[1:0] = 10
		–	145	–	°C	Set by ONCHIP_TSD_FAULT_LIMIT[1:0] bits: ONCHIP_TSD_FAULT_LIMIT[1:0] = 11

(table continues...)

Table 29 (continued) Electrical characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Protection trigger lower threshold	T_{TS_LTH}	–	T_{TS_UTH} - 10	–	°C	–
On-chip thermal shut-down warning upper limit	$TSDW_{UTH}$	–	125	–	°C	–
On-chip thermal shut-down warning lower threshold	$TSDW_{LTH}$	–	115	–	°C	–
AMON						
IMON output level	I_{IMON}	–	2	–	mA	$V_{\Delta ISNS}$ = V_{SNS_CS}, where V_{SNS_CS} = 25 mV, 50 mV or 100 mV
IMON signal accuracy	A_{IMON}	–	–	5	%	$V_{\Delta ISNS}$ = 0.175 * V_{SNS_CS}, where V_{SNS_CS} = 25 mV, 50 mV or 100 mV
		–	–	3	%	$V_{\Delta ISNS}$ = 0.375 * V_{SNS_CS}, where V_{SNS_CS} = 25 mV, 50 mV or 100 mV
		–	–	2	%	$V_{\Delta ISNS}$ = V_{SNS_CS}, where V_{SNS_CS} = 25 mV, 50 mV or 100 mV
PMON signal accuracy	A_{PMON}	–	±1.9	±2.1	%	At VIN_SNS vs GND voltage: VIN_SNS = 40 V to 80 V, V_{TLM} = 88 V And voltage between ISNS_REF and ISNS pins: $V_{\Delta ISNS}$ = V_{SNS_CS}, where V_{SNS_CS} = 100 mV or 50 mV.
		–	±1.9	±2.4	%	At VIN_SNS vs GND voltage: VIN_SNS = 40 V to 80 V, V_{TLM} = 88 V And voltage between ISNS_REF and ISNS pins: $V_{\Delta ISNS}$ = V_{SNS_CS}, where V_{SNS_CS} = 25 mV
IMON/PMON compliance voltage	V_{CMPL}	3.0	3.3	3.6	V	–
Current DAC (IDAC) accuracy during analog PMON reporting	A_{IDAC_PMON}	-1.5	–	1.5	%	IDAC accuracy on top of digital PMON accuracy

Table 30 Timing characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
EN						
EN input fixed deglitch time	t_{EN_DG}	6.5	10	13.5	µs	Input filter before processing the signal
EN deglitch time on rising edge before start the FET	t_{EN_ON}	0	–	512	ms	Set by bits EN_DG[3:0]
PWRGD						
Power good assertion deglitch time	t_{PG_DGR}	0	–	15	ms	Configurable by means of PWRGD_DG_TMR[3:0] bits
Power good assertion deglitch time programming step	$t_{PG_DGR_STP}$	0.9	1.0	1.1	ms	–
Power good deassertion deglitch time	t_{PG_DGF}	0	–	15	ms	Configurable by means of PWRGDN_DG_TMR[3:0] bits
Power good deassertion deglitch time programming step	$t_{PG_DGF_STP}$	0.9	1.0	1.1	ms	–
ADC						
Conversion rate of current and voltage measurements	t_{ADC_IV}	–	102.4	–	µs	–
Conversion rate of temperature measurements	t_{ADC_t}	–	200	–	ms	–
Faults, warnings and timers						
Time for any gate discharge in fault state	$t_{FLT_PD_GATE}$	9	10	11	ms	In FAULT state, when any gate pull down/discharge method is activated, a timer starts simultaneously. If FET's V_{GS} does not go below 1.04 V before this timer expires, SGD fault will be triggered
Fault strong pull down activation time for fast gate discharge	$t_{FLT_PD_FAST}$	13.5	15	16.5	µs	When strong/fast gate pull down is configured, the 1.5 A switch is activated for this time

(table continues...)

Table 30 (continued) Timing characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Fault reaction time	$t_{FLT_GATE_OFF}$	–	0.3	1.0	µs	Response time from fault triggered to activation of gate pin turn-off. In the case of timer-dependent faults, "fault triggered" means "after timer has expired"
FAULT pin hold time	t_{FAULT_MIN}	20	–	–	µs	Hold time of the FAULT signal when it is set Open-drain output: At C_L= 50 pF; External pull-up resistor of 10 kΩ
Hot-swap retry cool down period	t_{COOL}	0	–	64	s	Set by bits COOLD_TMR[2:0]
Retry OK deglitch timer	t_{RETRY_DG}	0	–	8	s	Set by bits RETD_TMR[2:0]
First step power-down timer	t_{STEP1}	0	–	25575	ns	Set by GATE_PD_TMR[9:0]
UV timer	t_{UV}	0	–	1000	ms	Set by bits UV_TMR[2:0]
OV timer	t_{OV}	0	–	1000	ms	Set by OV_TMR[2:0] bits
OUV timer	t_{OUV}	0	–	1000	ms	Set by OUV_TMR[2:0] bits
Watchdog timer	$t_{WATCHDOG}$	5	–	15000	ms	Set by WATCHDOG[3:0] bits
OC/SOA deglitch timer	t_{SOAD}	0	–	10	ms	Set by SOAD_TMR[2:0] bits
OC/SOA regulation timer	t_{SOAR}	0	–	1000	ms	Set by SOAR_TMR[2:0] bits
RMS current calculator integration time	t_{RMS_INT}	1.64	–	838.86	ms	Set by RMS_SAMPLE_TMR[1:0] bits
SOC fault digital deglitch timer	$t_{SOC_DIG_DG}$	0	–	1000	ms	Set by SOC_TMR[2:0] bits
SOC fault analog deglitch timer	$t_{SOC_ANA_DG}$	0	–	1000	ns	Set by SOC_DG_TMR[1:0] bits
Boost mode						
Boost pulse timer	t_{BOOST_PULSE}	0.1	–	1	ms	Set by BOOSTMODE_TMR[0]
Boost mode duty cycle	t_{BOOST_DC}	2	–	50	%	Set by BOOSTMODE_DC[2:0] bits.
PMBus®						
Clock frequency	f_{SCL}	10	–	1000	kHz	–
Detect clock low timeout	$t_{TIMEOUT}$	25	–	35	ms	–

(table continues...)

Table 30 (continued) Timing characteristics

VDD - GND = 24 V, V_{ISNS_REF} = 0 V, $V_{\Delta ISNS}$ = (V_{ISNS_REF} - V_{ISNS}) = 0 V, T_J= −40°C to +125°C, unless otherwise noted

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Bus free time between STOP and START condition	t_{BUF}	0.5	–	–	µs	See Figure 13
Hold time after (REPEATED) START condition	t_{HD_STA}	0.26	–	–	µs	After this period, the first clock is generated. See Figure 13
REPEATED START condition setup time	t_{SU_STA}	0.26	–	–	µs	See Figure 13
STOP condition setup time	t_{SU_STO}	0.26	–	–	µs	See Figure 13
Data hold time	t_{HD_DAT}	0	–	–	ns	See Figure 13
Data setup time	t_{SU_DAT}	50	–	–	ns	See Figure 13
Clock low period	t_{LOW}	0.5	–	–	µs	See Figure 13
Clock high period	t_{HIGH}	0.26	–	50	µs	See Figure 13
Clock/data fall time	t_F	–	–	120	ns	The fall time measurement limits are defined as follows: Fall time limits: ($V_{IH,MIN}$ + 0.15 V) to ($V_{IL,MAX}$ - 0.15 V) See Figure 13
Clock/data rise time	t_R	–	–	120	ns	The rise time measurement limits are defined as follows: Rise time limits: ($V_{IL,MAX}$ - 0.15 V) to ($V_{IH,MIN}$ + 0.15 V) See Figure 13
PMBus® deglitch time	t_{DGL_PMBUS}	50	–	–	ns	–
AMON						
IMON signal time constant	t_{IMON}	2.9	–	4.0	µs	–
IMON signal delay	t_{DEL_IMON}	–	–	5	µs	Tested with a load step from 0% to 100% and a di/dt of 10 A/µs

5 Application information

***Note**: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.*

5.1 Typical application schematics




Figure 32 XDP701 typical application schematic




Figure 33 XDP701 high and low sides application schematic




Figure 34 XDP701 high and low sides application schematic with input voltage sensing




Figure 35 XDP701 low side application schematics with absolute input voltage UV detection

5.2 Setting Ioc

The overcurrent (I_{OC}) limit is set by means of programming the maximum allowed voltage drop between the ISNS_REF and ISNS pins V_{SNS_CS}. This voltage can be programmed to 25 mV, 50 mV or 100 mV.

Lower voltages are more convenient for high current applications and vice-versa. Lower voltages also give the advantage of reducing the power dissipation over the resistor. Higher voltages help improve the accuracy of the measurement due to the ADC resolution.

To select the current sense shunt resistor R_{SNS} calculate:

$$R_{SNS}\left[m\Omega\right] = \frac{V_{SNS_CS}[mV]}{I_{OC}[A]} \tag{5}$$

where I_{OC} is the maximum desired/allowed constant OC current in Amperes.

Once the resistor is calculated, its value must be chosen from the list provided in the description of the RSNS[5:0] bits of the REG_CFG command. Its value must be set accordingly in these bits. To reduce the power dissipation and for an optimum regulation performance, a sense resistor value between 0.2 mΩ and 10 mΩ is mandatory.

The current sense ADC is designed to sense a maximum current of 83.3 A. Care must be taken when selecting the sense resistor value so that this limit is not exceeded. In addition to the V_{SNS_CS} level, the current limit can be trimmed by means of the CS_RNG_TRIM[7:0] bits, according to the following formula:

$$LIMIT = \frac{I_{OC_TRIMMED} * R_{SNS} * 180.31}{V_{SNS_CS}} \tag{6}$$

Where LIMIT is the decimal value to be programmed in the command, $I_{OC_TRIMMED}$ is the desired current limit value in Amperes, R_{SNS} is the value of the chosen current sense resistor in mΩ and V_{SNS_CS} is the programmed OC value in mV.

***Note**: For an optimum stability operation, I_{OC} must be ≥ I_{OC_MIN}. If a current limit lower than this is needed, it can be trimmed by means of the CS_RNG_TRIM[7:0] bits.*

The following table shows minimum and maximum recommended sense resistor values for each one of the V_{SNS_CS} settings:

Table 31 Minimum and maximum recommended sense resistor values

V_{SNS_CS}	Min. R_{SNS} [mΩ]	Equivalent I_{OC} with min. R_{SNS} [A]	Max. R_{SNS} [mΩ]	Equivalent I_{OC} with max. R_{SNS} [A]
25	0.3	83.3	5	5
50	0.6	83.3	10	5
100	1.2	83.3	10	10

5.3 Setting the voltage at ADDR1/0 pins

To set the voltage at the ADDR1/0 pins, choose the resistor from corresponding pin to GND by dividing desired voltage over pin current (100 µA ± 7%).

Due to the wide voltage range, 5% tolerance resistors can be used:

Table 32 Setting ADDRx pins voltage

Voltage (V)	ADDR1/0 pin resistor (kΩ)
1.2	12
2.0	20

5.4 Handling external current at VREG pin

An internal LDO provides a 5 V (typically) supply for the internal circuitry and could also be used as voltage reference for communication pull-up resistors.

Its current capability to supply external circuitry is 10 mA. Make sure not to exceed the package maximum power dissipation P_{PAK}.

To calculate the additional power due to external load:

$$P_{REG_EXT} = ABS(VDD - VREG) * i_{REG} \quad (7)$$

So, in the case of a 24 V input application (where VDD = 24 V with respect to GND), with a 10 mA load on VREG = 5 V:

$$P_{REG_EXT} = ABS(24V - 5V) * 10mA = 190mW \quad (8)$$

The rest of current consumption comes from circuitry of the controller.

To keep the package power dissipation within the P_{PAK} limit and allow additional consumption due to external load of LDO, a shunt resistor may be required at the VDD pin in high input voltage applications. It does help not to exceed the P_{PAK} limit.




Figure 36 Handling external current at VREG pin

To calculate RV:

$$RV = \frac{P_{TOT} - P_{PAK}}{i^2} = \frac{VBATT}{i} - \frac{V_{REG} \times i_{REG} + P_{PAK}}{i^2} \quad (9)$$

where:

$$P_{TOT} = VBATT \times i - VREG \times i_{REG} \quad (10)$$

and P_{PAK} = 0.65 W, V_{REG} = 5 V (typically), i_{REG} is the expected current consumption of the external circuitries supplied by *VREG* and *i* is the expected current consumption of the whole device supplied by *VBATT*.

So, for an expected maximum internal current consumption (i_{IC}) of 10 mA:

$$i = i_{IC} + i_{REG} = 10mA + 10mA = 20mA \quad (11)$$

$$RV = \frac{VBATT}{i} - \frac{VREG \times i_{REG} + P_{PAK}}{i^2} = \frac{24V}{20mA} - \frac{5V \times 10mA + 0.65W}{(20mA)^2} = -550\Omega \quad (12)$$

***Note**: A negative result in the calculation of the resistance RV means that the total power dissipation of the package P_{PAK} is not being exceeded. In this case, RV is not needed.*

To protect the XDP701, if the die temperature goes above 163 ±10°C, VREG is turned off. Thus, communication is not possible and the status of FAULT, WARN, PWRGD and GPOs is not reliable.

Special considerations:

- RV must be limited to 1 kΩ max.
- If RV is used, a 100 nF capacitor from VDD to GND is mandatory.
- If it is desired to program OTP, care must be taken that the necessary voltage (20 V) is applied directly at the VDD pin, taking into account the voltage drop on RV.

5.5 ISNS input filter

In noisy or high dV/dt applications, an input filter from RSNS to ISNS_REF and ISNS pins is recommended as shown in the following figure.




Figure 37 ISNS input filter

5.6 Calculating PMBus® direct format limits from "real world" values and vice-versa

5.6.1 Voltage

Voltage limits calculations are straight forward using the formulas and coefficients specified in Telemetry via PMBus®. As an example, the VIN_OV_FAULT_LIMIT is taken.

System characteristics and configuration:

VTLM_RNG = 88 V

Based on VTLM_RNG value, from the coefficients table:

m = 4653

b = 0

R = -2

For a VIN_OV_FAULT_LIMIT of 64 V, the following formula is applied:

$$Y = (mX + b) * 10^{R} \tag{13}$$

$$Y = (4653 * 64 + 0) * 10^{-2} \tag{14}$$

$$Y = 2978 = 0xBA2 \tag{15}$$

So the value to be programmed in VIN_OV_FAULT_LIMIT is 0xBA2.

To convert from the PMBus® direct format to a "real world" value, it is assumed that the value from the ADC in the READ_VIN command is 0x8B9 = 2233 decimal. System characteristics, configuration and coefficients are the same as above. The following formula is applied:

$$X = \frac{1}{m} * \left(Y * 10^{-R} - b\right) \tag{16}$$

$$X = \frac{1}{4653} * \left(2233 * 10^{2} - 0\right) \tag{17}$$

$$X = 48V \tag{18}$$

5.6.2 Current

The values in Table 20 are normalized to a 1 mΩ resistor. Therefore, to convert to a PMBus® direct format value, the result has to be divided over the value of the sense resistor in mΩ. To convert to a "real world" value, the result must be multiplied. For example, if a value of 35 A is desired for IOUT_OC_WARN_LIMIT:

System characteristics and configuration:

Rsns = 0.5 mΩ

V_{SNS_CS} = 25 mV

Based on V_{SNS_CS} value, the coefficients are:

m = 11582

b = 0
R = -2
To get the limit value, the following formula is applied:

$$Y = \left((mX + b) * 10^{R}\right) * Rsns(m\Omega) \tag{19}$$

$$Y = \left((11582 * 35 + 0) * 10^{-2}\right) * 0.5 \tag{20}$$

$$Y = 2027 = 0x7EB \tag{21}$$

So the value 0x7EB must be programmed in IOUT_OC_WARN_LIMIT.
Similarly, to obtain the "real world" value from the ADC reading in READ_IOUT. It is assumed that the reading is 0x910 = 2320 decimal. The following formula is applied:

$$X = \frac{\frac{1}{m} * \left(Y * 10^{-R} - b\right)}{Rsns(m\Omega)} \tag{22}$$

$$X = \frac{\frac{1}{11582} * \left(2320 * 10^{2} - 0\right)}{0.5} \tag{23}$$

$$X = \frac{20}{0.5} = 40A \tag{24}$$

READ_IOUT_RMS is a 16 bit field, so coefficients are different:
m = 5202
b = 0
R = -2
If the ADC reading is 0x412 = 1042 decimal, the "real world" value is obtained as follows:

$$X = \frac{\frac{1}{5202} * \left(1042 * 10^{-2} - 0\right)}{0.5} \tag{25}$$

$$X = \frac{20}{0.5} = 40A \tag{26}$$

5.6.3 Power

The input power is the result of multiplying input voltage times the current. The power coefficients are also normalized to 1 mΩ, so it is also necessary to multiply or divide by the sense resistor value in mΩ to obtain direct format or "real world" values respectively.
If a 1100 W value is desired as PIN_OP_WARN_LIMIT:
System characteristics and configuration:
VTLM_RNG = 88 V

*R*sns = 0.5 mΩ
V_{SNS_CS} = 25 mV
Based on these, coefficients are:
m = 21054
b = 0
R = -3
To obtain the limit, the following formula is applied:

$$Y = ((mX + b) * 10^{R}) * Rsns(m\Omega) \tag{27}$$

$$Y = ((21054 * 1100 + 0) * 10^{-3}) * 0.5 \tag{28}$$

$$Y = 11580 = 0x2D3C \tag{29}$$

So the value 0x2D3C must be programmed in PIN_OP_WARN_LIMIT.
The power reading can be 16 bits (READ_PIN) or 24 bits (READ_PIN_EXT). In the case of READ_PIN, coefficients are the same as specified for PIN_OP_WARN_LIMIT. So, if the reading of READ_PIN is 0xCD9A = 52634 decimal, the following formula is applied:

$$X = \frac{\frac{1}{m} * \left(Y * 10^{-R} - b\right)}{Rsns(m\Omega)} \tag{30}$$

$$X = \frac{\frac{1}{21054} * \left(52634 * 10^{3} - 0\right)}{0.5} \tag{31}$$

$$X = 5000W \tag{32}$$

If 24 bits power reading is desired (READ_PIN_EXT), corresponding coefficients based on the system characteristics and configuration specified above are:
m = 5390
b = 0
R = 0
For an example reading of 0xB4EE53 = 11857491 decimal, the formula becomes:

$$X = \frac{\frac{1}{5390} * \left(11857491 * 10^{0} - 0\right)}{0.5} \tag{33}$$

$$X = 4400W \tag{34}$$

5.6.4 Temperature

Temperature calculation is straight forward too and it only requires to apply the coefficients to the formulas. If an OT_FAULT_LIMIT of 150°C is desired, the corresponding coefficients are:

m = 52

b = 14321

R = -1

By applying the direct format formula, the following is obtained:

$$Y = (mX + b) * 10^{R} \tag{35}$$

$$Y = (52 * 150 + 14321) * 10^{-1} \tag{36}$$

$$Y = 2212 = 0x8A4 \tag{37}$$

So the value 0x8A4 must be programmed in OT_FAULT_LIMIT.

***Note**: OT_FAULT_LIMIT can be programmed from -273°C (0x000) to 512°C (0xFFF). Care must be taken to program it within the FET operating temperature range.*

The reading from READ_TEMPERATURE_1 is translated to "real world" by solving the equation for X. If the reading is 0x7A0 = 1952 decimal:

$$X = \frac{1}{m} * \left(Y * 10^{-R} - b\right) \tag{38}$$

$$X = \frac{1}{52} * \left(1952 * 10^{1} - 14321\right) \tag{39}$$

$$X = 100°C \tag{40}$$

5.6.5 Energy

The energy is calculated based on 16 bits power, therefore, the same coefficients shall be used. Two readings of the READ_EIN register are required. Since energy is power times time, it is also required to know the time between the samples.

In the following example, system characteristics and configuration are:

VTLM_RNG = 88 V

*R*sns = 0.5 mΩ

V_{SNS_CS} = 25 mV

Based on these, from Table 20, coefficients are:

m = 21054

b = 0

R = -3

The samples read are:

Table 33 Energy read samples

	First Sample		Second Sample	
	Hex	**Dec**	**Hex**	**Dec**
SAMPLE_COUNT	1000	4096	3DC7	15815
ROLLOVER_COUNT	10	16	FF	255
ENERGY_COUNT	01FF	511	1FAC	8108

First, the power difference is calculated by subtracting the ENERGY_COUNT of the first sample from the second sample. Note that the ENERGY_COUNT is concatenated with the ROLLOVER_COUNT:

$$Power \quad difference = 0xFF1FAC - 0x1001FF = 0xEF1DAD \tag{41}$$

Next step is to calculate the SAMPLE_COUNT difference by subtracting the SAMPLE_COUNT of both samples:

$$Sample \quad count \quad difference = 0x3DC7 - 0x1000 = 0x2DC7 = 11719d \tag{42}$$

Then the average power per sample is calculated by dividing the power difference over the sample count difference:

$$Average \quad power = \frac{0xEF1DAD}{0x2DC7} = 0x539 = 1337d \tag{43}$$

Now X can be determined by using the PMBus® direct format formula:

$$X = \frac{\frac{1}{m} * \left(Y * 10^{-R} - b\right)}{Rsns(m\Omega)} \tag{44}$$

$$X = \frac{\frac{1}{21054} * \left(1337 * 10^{3} - 0\right)}{0.5} \tag{45}$$

$$X = 127W \tag{46}$$

The time between samples can either be measured or calculated. The XDP701 ADC conversion rate is 102.4 µs. This is also the time it takes to get a sample of energy, so the time between samples can be determined by multiplying the SAMPLE_COUNT difference times 102.4 µs:

$$11719 * 102.4\mu s = 1.2s \tag{47}$$

Finally, energy is determined by multiplying power times time:

$$E = 127W * 1.2s \tag{48}$$

$$E = 152.4J \tag{49}$$

***Note**: Extended energy (READ_EIN_EXT) is calculated in the same way, also using PMBus® coefficients for 16 bits power, except ROLLOVER_COUNT is 24 bits in this command, instead of 8 bits.*

5.7 Calculating AMON resulting current and power

Calculating AMON RC filter

If configured for current sensing, AMON outputs a current level of i_{AMON} = 2 mA at the maximum configured V_{SNS_CS}. To calculate the RC filter:

1. Define the maximum desired voltage drop on the resistor (V_{AMON}) taking into account the maximum voltage is 3.3 V
2. Calculate R_{AMON} according to the following formula:

$$R_{AMON} = \frac{V_{AMON}}{i_{IMON}} \tag{50}$$

3. Define the desired bandwidth (BW) between 80 and 100 kHz and calculate C_{AMON} according to the following formula:

$$C_{AMON} = \frac{1}{BW * 2 * \pi * R_{AMON}} \tag{51}$$

Calculating AMON current

If configured as a current monitor, AMON's output current level (I_{OUT}) can be calculated based on the voltage at the AMON pin (V_{DROP}):

$$I_{OUT} = V_{SNS_CS} * \frac{V_{DROP}/V_{AMON}}{R_{SNS}} \tag{52}$$

Where R_{SNS} is the populated sense resistor.

Calculating AMON power

If configured as a power monitor, the system input power can be calculated based on AMON's output current level (I_{OUT}) as follows:

$$i_{PMON} = \frac{V_{DROP}}{R_{AMON}} \tag{53}$$

The IDAC is designed so that a code of 0d361 = 2 mA of current at the output of the AMON. So to get the code:

$$IDAC \quad code = \frac{361 * i_{PMON}}{2mA} \tag{54}$$

Internally, the result of the power calculation, which consists on 24 bits, is truncated to 15 MSBs. In other words, it is divided by 2^{15}. Therefore, to determine the power, the inverse operation must be applied:

$$Power \quad calculation = IDAC \quad code * 2^{15} \tag{55}$$

Once the power calculation is determined, the system input power can be determined by using the PMBus® coefficients and formulas as specified in Calculating PMBus® direct format limits from "real world" values and vice-versa.

Example:

V_{DROP} = 1.2 V
R_{AMON} = 900 Ω
VTLM_RNG = 88 V
*R*sns = 0.5 mΩ
V_{SNS_CS} = 25 mV
Based on these and since the calculations are done based on 24 bits power, coefficients are:
m = 5390
b = 0
R = 0

$$i_{PMON} = \frac{V_{DROP}}{R_{AMON}} = \frac{1.2V}{900\Omega} = 1.33mA \tag{56}$$

$$IDAC \quad code = \frac{361 * i_{PMON}}{2mA} = \frac{361 * 1.33mA}{2mA} = 240.67 \tag{57}$$

$$Power \quad calculation = IDAC \quad code * 2^{15} = 240.67 * 32768 = 7886165 \tag{58}$$

$$X = \frac{\frac{1}{m} * \left(Y * 10^{-R} - b\right)}{Rsns(m\Omega)} = \frac{\frac{1}{5390} * \left(7886165 * 10^{0} - 0\right)}{0.5m\Omega} = 2926W \tag{59}$$

5.8 Layout guidelines

The following guidelines shall be followed when designing an XDP701 PCB:

- Maximum supply current of the XDP701 is 10 mA. The traces at supply pin VDD do not need to be that thick.
- The VREG capacitor must be placed right next to the VREG pin.
- I2C traces need a single-ended controlled impedance of 50 Ω. Therefore, their width must be adjusted accordingly.
- The TSNS filter capacitor must be placed right next to the TSNS pins.
- If used, TSNS BJT shall be placed right next to the FET or to the point to be sensed. It is best to place the sensor next to the hottest part of the FET package. In the case of our D2PAK FETs, the die is attached to the drain pad on bottom of the package, so this is the section that will get hotter in case of high power dissipation.
- Keep the gate trace as short as possible in order to reduce parasitics. This trace and the source one must be able to handle 1.5 A current, which is the current that will flow through them in order to discharge the gate of the FET in case of a fast turn-off event.
- The ISNS filter capacitor also has to be placed right next to the ISNS pins.
- Exposed pad must have a solid connection to GND through many vias.
- The path that will need to handle the highest amount of current includes the input voltage source, FET, sense resistor, output capacitor to the load, and its corresponding return path. Make sure this path is robust enough to support the current level required by the system.
- ISNS lines must be connected directly to sense pins of the sense resistor, separately from the power plane.
- Connect the SOURCE pin directly to the source of the FET.

6 Package information




Figure 38 Package dimensions




Figure 39 Recommended footprint




Figure 40 Tape and reel dimensions

Green product (RoHS compliant)

To meet the worldwide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020). Further information on packages: https://www.infineon.com/packages

Moisture sensitivity level (MSL)

MSL-3

Revision history

Document version	Date of release	Description of changes
Rev. 1.0	2026-11-19	Initial release

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2026-11-19

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2026 Infineon Technologies AG

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

IFX-iqb1765806166152

Important notice

Products which may also include samples and may be comprised of hardware or software or both ("Product(s)") are sold or provided and delivered by Infineon Technologies AG and its affiliates ("Infineon") subject to the terms and conditions of the frame supply contract or other written agreement(s) executed by a customer and Infineon or, in the absence of the foregoing, the applicable Sales Conditions of Infineon. General terms and conditions of a customer or deviations from applicable Sales Conditions of Infineon shall only be binding for Infineon if and to the extent Infineon has given its express written consent.

For the avoidance of doubt, Infineon disclaims all warranties of non-infringement of third-party rights and implied warranties such as warranties of fitness for a specific use/purpose or merchantability. Infineon shall not be responsible for any information with respect to samples, the application or customer's specific use of any Product or for any examples or typical values given in this document.

If this document is marked as 'Preliminary', 'Target', 'Draft' or 'Proposal', Infineon reserves the right to change all information given in this document at any time without notice. Subject to the development and release of a Product for series supply by Infineon, the technical specifications of the Product are set forth in the relevant datasheet provided by Infineon without such marking.

The data contained in this document is exclusively intended for technically qualified and skilled customer representatives. It is the responsibility of the customer to evaluate the suitability of the Product for the intended application and the customer's specific use and to verify all relevant technical data contained in this document in the intended application and the customer's specific use. The customer is responsible for properly designing, programming, and testing the functionality and safety of the intended application, as well as complying with any legal requirements related to its use.

Unless otherwise explicitly approved by Infineon, Products may not be used in any application where a failure of the Products or any consequences of the use thereof can reasonably be expected to result in personal injury.

However, the foregoing shall not prevent the customer from using any Product in such fields of use that Infineon has explicitly designed and sold it for, provided that the overall responsibility for the application lies with the customer. Infineon expressly reserves the right to use its content for commercial text and data mining (TDM) according to applicable laws, e.g. Section 44b of the German Copyright Act (UrhG). If the Product includes security features:

Because no computing device can be absolutely secure, and despite security measures implemented in the Product, Infineon does not guarantee that the Product will be free from intrusion, data theft or loss, or other breaches ("Security Breaches"), and Infineon shall have no liability arising out of any Security Breaches.

If this document includes or references software:

The software is owned by Infineon under the intellectual property laws and treaties of the United States, Germany, and other countries worldwide. All rights reserved. Therefore, you may use the software only as provided in the software license agreement accompanying the software.

If no software license agreement applies, Infineon hereby grants you a personal, non-exclusive, non-transferable license (without the right to sublicense) under its intellectual property rights in the software (a) for software provided in source code form, to modify and reproduce the software solely for use with Infineon hardware products, only internally within your organization, and (b) to distribute the software in binary code form externally to end users, solely for use on Infineon hardware products. Any other use, reproduction, modification, translation, or compilation of the software is prohibited.

For further information on the Product, technology, delivery terms and conditions, and prices, please contact your nearest Infineon office or visit www.infineon.com.