Infineon

TDA48410

6 V Input, 10 A Synchronous Buck Regulator

Features

- Input Voltage range of 2.95 V to 6 V, 1.65V to 6V Input Voltage Range with external Bias Supply
- Precision Reference Voltage (0.6 V +/- 0.5%)
- Adaptive Fast COT control logic for ultrafast transient response
- Stable with Ceramic Output Capacitors
- No External Compensation
- Optional Forced Continuous Conduction Mode and Diode Emulation Mode for Enhanced Light Load Efficiency
- Selectable switching frequency from 600kHz, 800kHz and 1MHz
- Programmable Soft-Start Time with a typical of 1 ms & Enhanced Pre-Bias Start-Up
- Voltage Tracking with External Reference Input (0.4 V to 1.2 V)
- Programmable Over Current Protection Limit with internal thermal compensation
- Enable input with Voltage Monitoring Capability
- Power Good Output
- Non-Latch OCP, UVP, Input OVP, Thermal Shutdown, and Latch-Off OVP
- Operating Temp: -40 °C < T_j < 125 °C
- Package: 3 mm x 4 mm QFN-21
- Lead-free, Halogen-free and RoHS Compliant

Potential applications

- Server Applications
- Storage Applications
- Telecom & Datacom Applications
- Distributed Point of Load Power Architectures

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22

Description

The TDA48410 is a fully integrated and highly efficient DC - DC Buck regulator. It uses adaptive fast Constant On-Time (COT) control scheme, which simplifies the design efforts and achieves fast control response during the transients while maintaining excellent line and load regulation. The TDA48410 can operate with a low-cost ceramic output capacitor over a wide range of input voltage (1.65V to 6V) using an external bias supply.

The TDA48410 is a versatile regulator, offering programmable switching frequency from 600 kHz to 1MHz and programmable soft-start time with a typical of 1 ms. The TDA48410 supports voltage tracking with an external reference input. It also features important protection functions, such as pre-bias start-up, thermally compensated current limit, input over voltage, output over voltage, under voltage protection, and thermal shutdown to give required system level security in the event of fault conditions. The TDA48410 is able to operate over a temperature range of -40 °C < Tj < 125 °C.

Table of contents

1 Ordering Information

Base Part Number	Package Type	Standard Pack Form and Qty		Orderable Part Number
TDA48410	QFN-21	Tape and Reel	3000	TDA48410XUMA1

TDA48410 —

A1 — Designator

Packing type	Tape & Reel
Moisture protection packing	Dry
Packing size	330 mm

UM —

Halogen Free	Yes
RoHS compliant	Yes
Total lead free	Yes

X —

VIN   SW

BST	1	21	20	19	VCC
AGND	2			18	PGND
CS	3			17	PGND
MODE	4			16	PGND
SS/VREF	5			15	PGND
RGND	6			14	PGND
FB	7			13	PGND
EN	8			12	PGND
PGOOD	9	10		11	PGND

VIN

Figure 1   Package Top View – TDA48410

2   Functional Block Diagram

Figure 2   **Block Diagram**

3 Typical Application Diagram

Figure 3   TDA48410 Typical application circuit

4 Pin Descriptions

Note: I = Input, O = Output

| Pin#	Pin Name	I/O	Type	Pin Description
1	BST	I	Analog	A capacitor connected between SW and BST is required to form a floating supply across the high-side switch driver.
2	AGND	-	Ground	Select AGND as the control circuit reference point.
3	CS	I	Analog	Current Limit; connect a resistor to AGND to set the current limit trip point.
4	MODE	I	Analog	Operation mode selection. Program MODE to select CCM, DEM, and the operating switching frequency.
5	SS/VREF	I	Analog	Input pin for external reference to support voltage tracking. Decouple with a ceramic capacitor as close to SS/VREF pin possible. The capacitance of this capacitor also determines the soft-start time.
6	RGND	-	Analog	Differential remote sense negative input. Connect this pin directly to the negative side of the voltage sense point. Short to GND if remote sense is not used.
7	FB	I	Analog	Feedback; An external resistor divider from the output to RGND (tapped to FB) sets the output voltage. It is recommended to place the resistor divider as close to FB as possible. Vias should be avoided on the FB traces. Place a feed-forward capacitor (Cff) between output and FB to optimize load transient response.
8	EN	I	Analog	Enable; EN is an input signal that turns the regulator on or off. Drive EN high to turn on the regulator, drive EN low to turn off the regulator. Connect EN to VIN through a pull-up resistor or a resistive voltage divider for automatic start-up.
9	PGOOD	O	Analog	Power good output. This is an open-drain signal. A pull-up resistor (connected to a DC voltage) is required to indicate high if the output voltage is within regulation. There is about 1 ms delay from FB ≥ 92.5% to PGOOD pull-high.
10, 21	VIN	I	Power	Input voltage. VIN supplies power for the internal MOSFET and regulator. The input capacitors are needed to decouple the input rail. Place decoupling capacitors close to VIN and PGND. Use wide PCB traces to make the connection.
11-18	PGND	-	Ground	System ground. PGND is the reference ground return. For this reason, care must be taken in PCB layout. Use wide PCB traces to make the connection.
19	VCC	I/O	Power	Internal 3V LDO output. The driver and control circuits are powered from this voltage. Decouple with a minimum 1 µF ceramic capacitor as close to VCC as possible. X7R or X5R grade dielectric ceramic capacitors are recommended for their stable temperature characteristics.
20	SW	O	Power	Switch output. Connect SW to the inductor and bootstrap capacitor. SW is driven up to the VIN voltage by the high-side switch during the on-time of the PWM duty cycle. The inductor current drives SW low during the off-time. Use wide PCB traces to make the connection.

5 Absolute maximum ratings

Absolute maximum ratings

Description	Min	Max	Unit	Conditions
VIN	-0.3	6.5	V	Note **1**
VCC	-0.3	3.6	V	Note **1**
EN	-0.3	6.5	V	
VIN to SW	-0.3 (dc), -3 for 5 ns	VIN (dc) 10V for 5 ns	V	
BST to PGND	-0.3V (DC)	VSW+3.6V	V	
SW to PGND	-0.3 (DC), -3 for 5 ns	VIN (dc) 10V for 5 ns	V	Note **1**
PGND to AGND	-0.3	0.3	V	
CS, FB, PGOOD, MODE, SS/VREF to AGND	-0.3	3.6	V	Note **1**
Junction Temperature Range	-40	150	°C	
Storage Temperature Range	-55	150	°C	

Note:

1. *PGND, AGND, RGND pins are connected together*

Attention: ***Stresses beyond these listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied.***

6 Thermal Characteristics

6.1 Thermal Characteristics

Description	Symbol	Values	Test Conditions
Junction to Ambient Thermal Resistance	θ_{JA}	22.5 °C/W	
Junction to PCB Thermal Resistance	$\theta_{JC\text{-}PCB}$	2.8 °C/W	
Junction to Case Top Thermal Resistance	θ_{JC}	17.8 °C/W	

7 Electrical specifications

7.1 Recommended operating conditions

Description	Min	Max	Unit	Note
V_{IN} Voltage Range with External VCC	1.65	6	V	Note 2
V_{IN} Voltage Range with Internal LDO	2.95	6	V	
Output Voltage Range	0.6	5	V	
VCC Supply Voltage Range	2.82	3.6	V	
Continuous Output Current Range for TDA48410		10	A	
Switching Frequency	600	1000	kHz	
Operating Junction Temperature	-40	125	°C	

Note:

2. *For 1.65V to 2.95V Input voltage range, VCC is supplied with external 3.3V.*

7.2 Electrical characteristics

Note: *Unless otherwise specified, the specifications apply over, VIN=5V, -40 °C < T_j < 125 °C. Typical values are specified at T_a = 25 °C.*

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Power Stage						
Top Switch	$R_{ds(on)\_Top}$	$V_{BST} - V_{SW}$ = 2.7 V, I_O = 10 A, T_j = 25 °C		3.47		mΩ
Bottom Switch	$R_{ds(on)\_Bot}$	VCC = 2.7 V, Io = 10 A, T_j = 25 °C		2.63		
Leakage of FET	I_{HS_lk}	EN = 0 V, SW = 0 V, T_j = 25 °C			2.5	µA
	I_{LS_lk}	EN = 0 V, SW = 6 V, T_j = 25 °C			2.5	µA
Supply Current						
VIN Supply Current (standby)	$I_{in (Standby)}$	EN = Low, No Switching, T_j = 25 °C		1		µA
VIN Supply Current (static)	$I_{in (Static)}$	EN = 2 V, No Switching, T_j = 25 °C		1		mA
VIN UVLO / OVLO						
VIN UVLO Rising Threshold	$VIN_{UVLO-Rise\_ExtVcc}$	Vcc_ext = 3.3V	1.15	1.5	1.65	V
VIN UVLO Hysteresis	$VIN_{UVLO-Hys}$	Vcc_ext = 3.3V		0.17		V
VIN OVLO Rising Threshold	$VIN_{OVLO-Rise}$	Vcc_ext = 3.3V		6.22		V
VIN OVLO Hysteresis	$VIN_{OVLO-Hys}$	Vcc_ext = 3.3V		0.115		V
Soft Start						
Soft Start Sourcing current	I_{SS_Source}	SS = 0 V		42		µA
Soft Start Sinking current	I_{SS_Sink}	SS = 1 V		6.8		µA
Minimum SS time	T_{SS_Min}	C_{SS} = 1nF, T_j = 25 °C	0.75	1	1.25	mS
Feedback Voltage						
Feedback Voltage	V_{FB}			0.6		V
Accuracy		0°C < T_j < 85 °C, Note **4**		0.5		%
		-40 °C < T_j < 125 °C, Note **4**		1		
On-Time Timer Control						
On Time	T_{ON}	Vin = 5V, Vout = 1.2V, DEM Mode = VCC, Note **5**	380	415	450	nS
		Vin = 5V, Vout = 1.2V, FCCM Mode = GND, Note **5**				
		Vin = 5V, Vout = 1.2V, DEM, Mode =243 kΩ, Note **5**	280	315	350	nS

Electrical specifications

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
		Vin = 5V, Vout = 1.2V, FCCM Mode = 30.1 kΩ, Note **5**				
		Vin = 5V, Vout = 1.2V, DEM Mode = 121 kΩ, Note **5**	230	255	280	nS
		Vin = 5V, Vout = 1.2V, FCCM Mode =60.4 kΩ, Note **5**				
Minimum On-Time	$T_{on\,(Min)}$	V_{FB} = 0V		24	33	nS
Minimum Off-Time	$T_{off\,(Min)}$	V_{FB} = 500 mV		170		nS
V_cc LDO Output						
Output Voltage	Vcc		2.55	2.7	2.8	V
V_cc load regulation		Icc = 25 mA		0.5		%
Short Circuit Current limit	Ishort	Vin = 4 V		215		mA
Foldback current limit	Ifoldback	Vin = 4 V		10		mA
Under Voltage Lockout						
V_cc-Start Threshold	Vcc_UVLO_Start	V_cc Rising Trip Level	2.4	2.52	2.65	V
V_CC-hys	Vcc_Hys	Vcc Hysteresis		0.16		
Enable						
Enable-Start-Threshold	En_UVLO_Start	ramping up	1.12	1.2	1.3	V
Enable Hysteresis	En_hysteresis			0.21		
Input Impedance	R_{EN}		500	1000	1500	kΩ
Over Current Limit						
Current limit threshold	V_{CS}		1.12	1.21	1.3	V
ICS to IOUT ratio	G_{CS}	I_{OUT} ≥ 5A	18	20	22	µA/A
Default Valley current limit	I_{OC}	With CS connected to AGND (V_{CS} = 0), Note **3**	10	12	14	A
Negative Current limit	NOCP_OSM			-3.45		A
	NOCP_OVP			-5.2		
Negative current limit timeout				TON		nS
Output OVP and UVP						
OVP Trip Threshold	OVP_Vth	FB Rising	113	116	119	
OSM Rising Threshold	OSM_Vth_Rising			104		% Vref
OSM Falling Threshold	OSM_Vth_Falling			102.5		
UVP Trip Threshold	UVP_Vth	FB Falling	77	80	83	

Electrical specifications

| Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Hiccup Blanking Time	Tblk_Hiccup	UVP Condition		11.5		mS
Power Good						
Pgood Turn on Threshold	V_{PG_Upper}	FB Rising	89.5	92.5	95.5	% Vref
Pgood Turn off Threshold	V_{PG_Lower}	FB Falling	77	80	83	
		OVP Condition	113	116	119	
Pgood Voltage Low	VPG (low)	IPG = 10 mA, Powered ON			100	mV
	V_{PG_Low}	VIN = VCC = 0 V, IPG = 2 mA, Rpull-up ≥2 kΩ to 3.3 V		0.49	0.65	V
Pgood Turn on Delay	VPG (on)_Dly	FB Rising, see VPG (upper)	0.7	1	1.3	mS
Pgood Leakage Current		PG = 3.3 V			10	μA
Thermal Shutdown						
Thermal Shutdown		Note **3**		150		°C
Hysteresis		Note **3**		20		

Note:

3. *Guaranteed by design and not tested in production*
4. *Temperature performance is guaranteed via correlation using statistical quality control. Not tested in production.*
5. *Ton is trimmed so that the target switching frequency is achieved at around, 5A load current.*

# 8 Typical Efficiency and Performance Characteristics

Note: VIN = 5V, VOUT = 1.2V, Fsw = 800kHz, L = 330nH, TA = +25°C, unless otherwise Specified

Load Regulation

Steady State
IOUT = 0A, DEM

Steady State
IOUT = 0.5A, DEM

Steady State
IOUT = 10A, DEM

Steady State
IOUT = 0A, FCCM

Steady State
IOUT = 10A, FCCM

Typical Efficiency and Performance Characteristics

Power-Down through EN
IOUT = 0A, FCCM

VEN 2V/div
VOUT 1V/div
VPGOOD 2V/div
IL 5A/div

10 ms/div

Power-Down through EN
IOUT = 10A, FCCM

VEN 2V/div
VOUT 1V/div
VPGOOD 2V/div
IL 5A/div

100 µs/div

Pre-Bias Start-Up
DEM, No Load

VEN 2V/div
VOUT 0.5V/div
VPGOOD 2V/div
VSW 2V/div

1 ms/div

Pre-Bias Start-Up
FCCM, No Load

VEN 2V/div
VOUT 0.5V/div
VPGOOD 2V/div
VSW 2V/div

1 ms/div

Load Transient
IOUT = 0A-6A, 10A/µs, DEM

VOUT Offset(1.2V) 20mV/div
ILOAD 2A/div

400µs/div

Load Transient
IOUT = 0A-6A, 10A/µs, FCCM

VOUT Offset(1.2V) 20mV/div
ILOAD 2A/div

400 µs/div

Over-Current Protection — DEM

Over-Current Protection — FCCM

OSM Operation — DEM

OSM Operation — FCCM

Over-Voltage Protection — DEM

Over-Voltage Protection — FCCM

9 Theory of operation

9.1 Fast Constant On-Time Control

The TDA48410 features a proprietary fast Constant On-Time (COT) Control, which can provide fast load transient response, good output regulation and minimize the design effort. Fast COT control compares the output voltage, V_{OUT}, to a floor voltage combined with an internal ramp signal. When V_{OUT} drops below that signal, a PWM signal is initiated to turn on the high-side FET for a fixed on-time. The floor voltage is generated from an internal compensated error amplifier, which compares the V_{OUT} with a reference voltage. Compared to the traditional COT control, Fast COT control significantly improves the V_{OUT} regulation.

9.2 FCCM and DEM Operation

One of two operational modes can be selected for the TDA48410 by selecting appropriate variants: Forced Continuous Conduction Mode (FCCM) and Diode Emulation Mode (DEM). With FCCM, the TDA48410 always operates as a synchronous buck converter with a pseudo-constant switching frequency leading to small output voltage ripple. In DEM, the synchronous FET is turned off when the inductor current is close to zero, reducing the switching frequency and improving efficiency at light load. At heavy load, both FCCM and DEM operate in the same way. The operation mode can be selected with the MODE pin, as shown in **Table 1**. It should be noted that the selection of the operation mode cannot be changed on the fly. To load a new MODE configuration, EN or VCC voltage must be cycled.

9.3 Pseudo Constant Switching Frequency

The TDA48410 offers 3 switching frequency options (F_{SW}) 600 kHz, 800kHz and 1 MHz, by connecting an external resistor from TON/MODE pin to the ground. Based on the selected F_{SW}, the TDA48410 generates the corresponding on-time of the Control FET for a given Vin and Vout, as shown by the formula below,

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} * \frac{1}{F_{SW}}$$

Where, V_{OUT} is output voltage, V_{IN} is input voltage and F_{SW} is switching frequency

In adaptive fast constant on-time control scheme, on-time is fixed based on V_{IN} and V_{OUT} operating values. Thus, switching frequency is maintained constant for entire V_{IN} operating range. However, it is noticed that switching frequency varies slightly with change in load current.

Table 1 lists the configurations for MODE pin. In this table, E96 resistor with ±1% tolerance is used. To load a new MODE configuration, EN or VCC voltage must be cycled.

MODE pin	Freq (kHz)	Mode
AGND	600	FCCM
30.1 kΩ to AGND	800	
60.4 kΩ to AGND	1000	
VCC	600	DEM
243 kΩ to AGND	800	
121 kΩ to AGND	1000	

Table 1   Configuration of MODE Pin

9.4 Enable

EN pin controls the ON/OFF state of the TDA48410. An internal Under Voltage Lock-Out (UVLO) circuit monitors the EN voltage. When the EN voltage is above an internal threshold, the internal LDO starts to ramp up. When the V_{CC}/LDO voltage rises above the $V_{CC\_UVLO\_Start\ threshold}$, the soft-start sequence starts. The EN pin can be configured in three ways, as shown in **Figure 4 .** EN can be driven from an external source, as shown in Configuration 1. With configuration 2, the EN signal is derived from the V_{IN} voltage by a resistor divider, R_{EN1} and R_{EN2}. By selecting different divider ratios, users can program a UVLO threshold for the bus voltage. This is a very desirable feature because it prevents the TDA48410 from operating when V_{IN} drops below a desired voltage level. For some space-constrained designs, the EN pin can be directly connected to VIN without using the external resistor divider, as shown in Configuration 3. The EN pin should not be left floating. A pull-down resistor in the range of tens of kilohms is recommended.


$$EN = \text{an external logic signal}$$
Configuration 1

$$EN = \frac{R_{EN2}}{R_{EN1} + R_{EN2}} \times V_{IN}$$
Configuration 2

$$V_{IN} = EN$$
Configuration 3

Figure 4   Enable Configurations

9.5 Soft-start

The TDA48410 has an internal digital soft-start to control the output voltage rise and to limit the current surge at start-up. To ensure proper start-up, the soft-start sequence initiates when the EN and VCC voltages rise above their respective thresholds. When EN and VCC rise above the threshold, the part does not soft start for 400 µs (typical) where it reads the MODE pin and any external reference voltage applied on SS/VREF pin. Then the internal soft start signal linearly rises from 0 V to 0.6 V in a defined time duration. The soft-start time does not change with the output voltage. During soft-start, the TDA48410 operates in DEM until 1 ms after the output voltage ramps above the PGood turn-on threshold. The TDA48410 has a typical soft start time of 1 ms. A longer soft start time can be set by adding capacitance between SS/VREF and AGND. The soft start capacitance required can be calculated using,

$$C_{SS}\ (nF) = \frac{t_{SS}\ (ms) \times 36\mu A}{0.6\ (V)}$$

$$C_{SS} = C_{SS1} + C_{SS2}$$

where, C_{SS1} and C_{SS2} are recommended to be a minimum of 10 nF.

C_{SS1} is capacitance between RGND and SS/VREF

C_{SS2} is capacitance between AGND and SS/VREF

9.6 Pre-bias Start-up

The TDA48410 can start up into a pre-charged output without causing oscillations and disturbances of the output voltage. When the TDA48410 starts up with a pre-biased output voltage, both control FET and Sync FET are kept OFF until the SS/VREF voltage exceeds the FB voltage.

9.7 Voltage Tracking and External Reference

The TDA48410 supports voltage tracking and external reference voltage with the use of SS/VREF pin. When no external voltage is sensed on the SS/VREF pin, the part will use the internal reference voltage (0.6 V). When an external reference voltage is connected between SS/VREF and RGND, it acts as reference for the output voltage. The feedback (FB) voltage follows this external voltage signal.

During the power on delay, a detection circuit senses the voltage on the SS/VREF pin. Right before this sensing occurs, an internal 120 Ω resistor tries to discharge the voltage on SS/VREF pin for 100 µs. The discharge circuit makes sure that any left-over energy in the SS/VREF capacitor is not detected as the voltage reference. The detection circuit senses the SS/VREF voltage 40 µs after the discharge circuit is turned off. If the detection circuit senses the voltage on the SS/VREF pin to be higher than 92.5% of internal reference, it will use the SS/VREF pin voltage as the new reference for PGood, V_{OUT} OVP and UVP thresholds. The part powers up using internal soft start and PGood is high 1 ms after FB pin reaches the rising threshold.

If the detection circuit senses the SS/VREF voltage to be lower than 92.5% of internal reference, it will use the internal reference voltage for the PGood, V_{OUT} OVP and UVP thresholds. For soft start, FB follows the slower one among the internal soft start or external SS/VREF pin. Once the Pgood is high, the reference voltage is transitioned from the internal reference to the voltage on SS/VREF pin.

During startup, the SS/VREF voltage must reach a minimum voltage equal to the internal reference (0.6 V) to ensure proper operation. After soft start is complete and PGood is high, the SS/VREF input signal can be in the range of 0.4 V to 1.2 V. The slew rate of the track voltage must be limited to 1 mV/us. To overdrive the SS/VREF during normal operation, the external source must be able to sink more than 36 µA of current when the external reference is lower than the internal reference. Or it should be able to source a current more than 12 µA when the external reference is higher than internal reference.

During ramping down of the external track voltage down to zero, the PGood goes low after the SS/VREF pin voltage reaches 100 mV. While tracking below 100 mV, the part would enter a latch off OVP and would require an EN or VCC recycle to power back up. During OCP/UVP hiccup retry or OTP retry, the part would sense the SS/VREF pin voltage and follow the typical startup procedure described above.

Figure 5 shows the detailed startup procedure.

(a) Startup sequence with external reference

(b) Startup sequence with voltage tracking

Figure 5 **Startup sequence with external reference and voltage tracking**

9.8 Internal Low-Dropout (LDO) Regulator

The TDA48410 has an integrated low-dropout (LDO) regulator, providing the bias voltage for the internal circuitry. To minimize standby current, the internal LDO is disabled when the EN voltage is pulled low. VIN pin is the input of the LDO. To save power losses on the LDO, an external bias voltage can be used by connecting directly to the VCC pin. **Figure 6** illustrates the configuration of VCC, and VIN pin for internal LDO and external Vcc operation.

Single rail operation with the internal LDO

Use an external VCC

Figure 6 Configuration of using the internal LDO or an external VCC

Section **7.1** specified the recommended operating voltage range of VIN and VCC pin under different configurations. The following design guidelines are recommended when configuring the VCC.

- Place a bypass capacitor to minimize the disturbance on the VCC pin.
- For both operation using the internal LDO and external Vcc, a 1 uF~10 uF low ESR ceramic capacitor is required to be placed close to the VCC with reference to PGND.

The internal LDO has two current limits, i.e., a short circuit current limit and a foldback current limit. Foldback current limit is much lower than the short circuit current limit. The transition between the two limits is based on the VCC UVLO rising and falling thresholds. During startup, the LDO ramps up with the foldback current limit. Once the LDO voltage is above the VCC UVLO rising threshold, it transitions to the short circuit current limit. In case of short on LDO, the current is limited to short circuit current limit until the LDO voltage drops below the VCC UVLO falling threshold. Beyond which, the fold back current limit is enabled. These two limits help protect the LDO during any fault conditions.

9.9 Current Sense (CS) and Over Current Protection (OCP)

During the ON time of the Synchronous MOSFET, the inductor current is sensed and mirrored to internal current limit circuit. When internal current limit circuit senses over – current condition, the TDA48410 limit the SW valley current cycle-by-cycle. The Control MOSFET is only allowed to turn on when the internal V_{CS} voltage is below the internal OCP voltage threshold. Thus, limiting the SW valley current cycle-by-cycle. TDA48410 includes a default current limit resistor connected internal at CS pin to limit values of over currents. This provides another layer of protection to part in situation where CS pin is shorted to AGND. Thus, it also reduces external component required for proper operation of part. Below equation should be referred to obtain current limit other than the default value. The resistor R_{CS} can be calculated as below.

$$R_{CS}(\Omega) = \frac{V_{CS}}{G_{CS} \times \left(I_{LIM} - \left(\frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \times \frac{1}{2 \times L \times F_{SW}} \right) \right)} - R_{CS\_Internal}$$

Where, V_{CS} is 1.21 V, G_{CS} = 20 µA/A, $R_{CS\_Internal}$ = 6.04kΩ for TDA48410 and ILIM is the desired DC current limit.

The OCP hiccup is active 3 ms after the device is enabled. Once OCP hiccup is active, if the device detects over current condition for consecutive 40 cycles, or if the FB drops below under voltage protection (UVP) threshold, it enters hiccup mode. In hiccup mode, the device latches off the Control MOSFET immediately, and latches off the Synchronous MOSFET after ZCD (zero crossing detection) is detected. Meanwhile, the SS/VREF capacitor is also discharged. After about 11.5 ms, the device will try to soft stat automatically. If the over current condition still holds after 3 ms of running, the device repeats this operation cycle untill the over current condition disappears, and the output voltage rises smoothly back to the regulation level.

Figure 7   Cycle-by-cycle OCP response

9.10   Under Voltage Protection (UVP)

Under Voltage Protection (UVP) provides additional protection during OCP fault or other faults. UVP protection is enabled when the soft-start voltage rises above 130 mV. UVP circuitry monitors FB voltage. When FB is below the UVP threshold for 6 µs (typical), an undervoltage trip signal asserts and both Control MOSFET and Synchronous MOSFET are turned off. The TDA48410 enters hiccup mode with a blanking time of 11.5 ms, during which the Control MOSFET and the Synchronous MOSFET remain off. After the completion of blanking time, the TDA48410 attempts to recover to the nominal output voltage with a soft-start, as shown in **Figure 7.** The TDA48410 will repeat hiccup mode and attempt to recover until the UVP condition is removed.

9.11   Output Voltage Discharge

The device enters output voltage discharge mode when it is disabled through EN. Both Control and Synchronous MOSFETs are latched OFF. A discharge FET connected between SW and PGND is turned on to discharge the output voltage. The typical switch on resistance of the FET is about 80 Ω. Once FB voltage drops below 10% of SS/VREF, the discharge FET is turned OFF.

9.12 Output Sinking Mode (OSM)

When the FB votlage is higher than 104% of SS/VREF voltage but is below the OVP threshold, it triggers Ouptut Sinking Mode. During OSM operation, the Synchronous MOSFET remains ON until it hits the -3.4A negative current limit. Upon hitting -3.4A, the Synchronous MOSFET is momentarily turned OFF for Ton ns and is then turned on again. The device keeps this operation until the FB drops below 102% of SS/VREF. Once FB drops below 102% of SS/VREF, the device exits OSM.

9.13 Over Voltage Protection (OVP)

Over Voltage Protection (OVP) is achieved by comparing the FB voltage to an OVP threshold voltage. When the FB voltage exceeds the OVP threshold, an over voltage trip signal assert after 2 μs (typical) delay. The Control MOSFET is latched OFF immediately and PGood flags low. The Synchronous MOSFET remains ON to discharge the output until it hits the negative current limit (NOCP). When it hits NOCP, the Synchronous MOSFET is momentarily turned OFF for Ton ns and is turned back ON. This operation is repeated until the FB voltage drops below 50% of the SS/VREF voltage. When FB voltage drops below around 50% of the reference voltage, Synchronous MOSFET is turned OFF if the part is operating in DEM. If operating in FCCM, it keeps switching the Synchronous MOSFET like before until FB voltage reaches to 10% of SS/VREF. If FB rises above the OVP threshold, the Synchronous MOSFET turns back ON until and above steps are repeated.

The OVP comparator becomes active after the SS/VREF voltage reaches 0.6 V. TDA48410 has a Latched OVP response, i.e., when OVP is triggered, the Control FET remains latched off until either V_{cc} voltage or the EN signal is cycled.


Figure 8   Over voltage protection response and PGood behavior.

9.14 Negative Over Current Limit (NOCP)

When the Synchrnous MOSFET detects a -5.2A current, the device turns off the Synchronous MOSFET for Ton ns to limit the negative current.

9.15 Input Over Voltage Protection

The device has an input overvoltage lockout function that disables the DC/DC converter if the supply voltage is too high for correct operation. The positive-going threshold of the OVLO function is 6.22 V (typical). If the supply voltage increases above this value, the device stops switching.

The device automatically starts switching again and it begins a new soft-start sequence when the supply voltage falls below 6.12 V (typical).

9.16 Over Temperature Protection (OTP)

Temperature of the controller is monitored internally. When the temperature exceeds the over temperature threshold, OTP circuitry turns off both Control and Synchronous MOSFETs and resets the internal soft start. Automatic restart is initiated when the sensed temperature drops back into the operating range. The thermal shutdown threshold has a hysteresis of 20 °C.

9.17 Power Good (PGood) Output

The PGood pin is the open drain of an internal NFET and must be externally pulled high through a pull-up resistor. The PGood signal is high when three criteria are satisfied:

1. EN signal and VCC voltage are above their respective thresholds.

2. No over voltage or over temperature faults occur.

3. V_{OUT} is within regulation.

To detect if V_{OUT} is in regulation, the PGood comparator continuously monitors FB voltage. When FB voltage ramps up above the upper threshold, the PGood signal is pulled high after 1 ms. When FB voltage drops below the lower threshold or rises above the OVP threshold, the PGood signal is pulled low. **Figure 7** and **Figure 8** illustrate the PGood response. During start-up with a pre-biased output voltage, the PGood signal is held low before the first PWM is generated and is then pulled high with 1 ms delay after FB voltage rises above the PGood threshold.

A 10 kΩ or higher pull-up resistor is needed for a PGood bias voltage of 3.3V to maintain the PGood signal at logic low (below 0.7 V) when VIN = VCC = 0 V

9.18 Minimum ON - Time and Minimum OFF - Time

The minimum on-time refers to the shortest time for the Control MOSFET to be reliably turned on. The minimum off-time refers to the minimum time duration in which the Synchronous FET stays on before a new PWM pulse is generated. The minimum off-time is needed for TDA48410 to charge the bootstrap capacitor, and to sense the current of the Synchronous MOSFET for OCP.

For applications requiring a small duty cycle, it is important that the selected switching frequency results in an on-time larger than the maximum spec of the minimum on-time in Section Electrical characteristics **7.2**. Otherwise, the resulting switching frequency may be lower than the desired target. The following formula should be used to check for the minimum on-time requirement.

$$\frac{V_{OUT}}{F_{SW} \times V_{IN}} > \max\ spec\ of\ T_{ON(\min)}$$

Where F_{SW} is the desired switching frequency.

For applications requiring a high duty cycle, it is important to make sure a proper switching frequency is selected so that the resulting off-time is longer than the maximum spec of the minimum off-time in Section **7.2** which can be calculated as shown below.

$$\frac{V_{IN} - V_{OUT}}{F_{SW} \times V_{IN}} > \max \; spec \; of \; T_{OFF(\min)}$$

Where F_{sw} is the desired switching frequency.

The resulting maximum duty cycle is therefore determined by the selected on-time and minimum off-time.

$$D_{max} = \frac{T_{on}}{T_{on} + T_{off(\min)}}$$

9.19 Selection of Feedforward Capacitor and Feedback Resistors

Output voltage can be programmed with an external voltage divider. The FB voltage is compared to an internal reference voltage of 0.6 V. The divider ratio is set to provide 0.6 V at the FB pin when the output is at its desired value. The calculation of the feedback resistor divider is shown below.

$$V_o = V_{ref} \times (1 + \frac{R_{FB1}}{R_{FB2}})$$

Where R_{FB1} and R_{FB2} are the top and bottom feedback resistors. Recommended feedback resistors values is from 1kΩ to 20kΩ.

A small MLCC capacitor, Cff, is preferred in parallel with the top feedback resistor, RFB1, to provide extra phase boost and to improve the transient load response. The value of Cff is recommended to be 10 pF to 1nF. For higher output voltage, lower cff capacitor value is recommended.

10   Design Example

In this section, an example is used to demonstrate how to design a buck regulator with the TDA48410**.**The design specifications are given below:

- VIN = 5V (±10 %)
- V_o = 1.2 V
- I_o = 10A
- V_o ripple voltage = ±1 % of V_o
- Load transient response = ± 3 % of V_o with a step load current = 6A and slew rate = 10A/µs

10.1   Enabling the TDA48410

The TDA48410 has a precise Enable threshold voltage, which can be used to implement a higher UVLO on the input bus voltage by connecting the EN pin to VIN with a resistor divider, as shown in Configuration 2 of **9.4** The Enable feedback resistor, R_{EN1} and R_{EN2}, can be calculated as follows.

$$VIN_{(\text{min})} \times \frac{R_{EN2}}{R_{EN1} + R_{EN2}} \geq V_{EN(\text{max})}$$

$$R_{EN2} \geq R_{EN1} \times \frac{V_{EN(\text{max})}}{VIN_{(\text{min})} - V_{EN(\text{max})}}$$

Where $V_{EN\,(max)}$ is the maximum spec of the Enable-start-threshold as defined in Section **7.2**. For VIN $_{(min)}$ = 3 V, select R_{EN1} = 20 kΩ and R_{EN2} = 15 kΩ.

10.2   Selecting Input Capacitors

Without input capacitors, the pulse current of the Control MOSFET is provided directly from the input supply. Due to the impedance of the cable, the pulse current can cause disturbance on the input voltage and potential EMI issues. The input capacitors filter the pulse current, resulting in almost constant current from the input supply. The input capacitors should be selected to tolerate the input pulse current, and to reduce the input voltage ripple. The RMS value of the input ripple current can be expressed by:

$$I_{RMS} = I_o \times \sqrt{D \times (1 - D)}$$

$$D = \frac{V_o}{VIN}$$

Where I_{RMS} is the RMS value of the input capacitor current. I_o is the output current, and D is the Duty Cycle. For I_o = 10A and $D_{(max)}$ = 0.24, the resulting RMS current flowing into the input capacitor is I_{rms} = 4.3A.

To meet the requirement of the input ripple voltage, the minimum input capacitance can be calculated as follows.

$$C_{in(\text{min})} > \frac{I_o \times (1 - D) \times D}{f_{sw} \times (\Delta VIN - ESR \times I_o \times (1 - D))}$$

Where ΔVIN is the maximum allowable peak-to-peak input ripple voltage, and ESR is the equivalent series resistance of the input capacitors. Ceramic capacitors are recommended due to low ESR, ESL and high RMS current capability. For Io = 10A, fsw = 800 kHz, ESR = 2 mΩ, and VIN = 100 mV, Cin(min) > 27 µF. Ensure to account

for the derating of ceramic capacitors under a bias voltage while selecting capacitors to satisfy $C_{in(min)}$ condition. In addition, a bulk capacitor is recommended if the input supply is not located close to the voltage regulator.

10.3   Inductor Selection

The inductor is selected based on output power, operating frequency, and efficiency requirements. A low inductor value results in a large ripple current, lower efficiency, and high output noise, but helps with size reduction and transient load response. Generally, the desired peak-to-peak ripple current in the inductor (Δi) is found between 20% and 50% of the TDA48410 rated current.

The inductor saturation current must be higher than the maximum spec of the OCP limit plus the peak-to-peak inductor ripple current. For some core material, inductor saturation current may decrease with increasing temperature. It is important to check the inductor saturation current at the maximum operating temperature.

The inductor value for the desired operating ripple current can be determined using the following relations:

$$L = (V_{in(\max)} - V_o) \times \frac{D_{min}}{\Delta i_{L(\max)} \times F_{sw}}$$

$$D_{min} = \frac{V_o}{V_{in(\max)}}$$

$$I_{sat} \geq OCP_{max} + \Delta i_{L(\max)}$$

Where: $VIN_{(max)}$ = Maximum input voltage; ΔiL_{max} = Maximum peak-to-peak inductor ripple current; OCP_{max} = maximum spec of the OCP limit as defined in Section **7.2**; and I_{sat} = inductor saturation current. In this case, select inductor L = 330 nH to achieve ΔiL_{max} = 34% of I_{omax}. The I_{sat} should be no less than 14 A for V_{cs} = 1.21V, R_{cs} = 0Ω, where OCP_{max} is the valley current.

10.4   Output Capacitor Selection

The output capacitor selection is mainly determined by the output voltage ripple and transient requirements.

To satisfy the V_o ripple requirement, C_o should satisfy the following criterion:

$$C_o > \frac{\Delta i_{Lmax}}{8 \times \Delta V_{or} \times f_{sw}}$$

Where ΔV_{or} is the desired peak-to-peak output ripple voltage. For ΔiL_{max} = 3.45 A, ΔV_{or} = 12 mV, f_{sw} = 800 kHz, C_o must be larger than 47 μF. The ESR and ESL of the output capacitors, as well as the parasitic resistance or inductance due to PCB layout, can also contribute to the output voltage ripple. It is suggested to use Multi-Layer Ceramic Capacitor (MLCC) for their low ESR, ESL and small size.

To meet the transient response requirements, the output capacitors should also meet the following criterion:

$$C_o > \frac{L \times \Delta I_{o(\max)}^2}{2 \times \Delta V_{oL} \times V_o}$$

Where ΔV_{OL} is the allowable V_o deviation during the load transient. $\Delta I_{o(max)}$ is the maximum step load current. Please note that the impact of ESL, ESR, control loop response, transient load slew rate, and PWM latency is not considered in the calculation shown above. Extra capacitance is usually needed to meet the transient requirements. As a rule of thumb, we can triple the C_o that is calculated above as a starting point, and then optimize the design based on bench measurement. In this case, to meet the transient load requirement (i.e. ΔV_{oL}= 36mV, $\Delta I_{o(max)}$ = 8A), select C_o = ~352 μF. For more accurate estimation of C_o, simulation tools should be used to aid the design.

10.5 Output Voltage Programming

Output voltage can be programmed with an external voltage divider. The FB voltage is compared to an internal reference voltage of 0.6 V. The divider ratio is set to provide 0.6 V at the FB pin when the output is at its desired value. The calculation of the feedback resistor divider is shown below.

$$V_o = V_{ref} \times (1 + \frac{R_{FB1}}{R_{FB2}})$$

Where R_{FB1} and R_{FB2} are the top and bottom feedback resistors. Select R_{FB1} = 10 kΩ and R_{FB2} = 10 kΩ, to achieve V_o = 1.2 V.

10.6 Feedforward Capacitor

A small MLCC capacitor, C_{ff}, can be placed in parallel with the top feedback resistor, R_{FB1}, to improve the transient response. With Lo = 330 nH, Co = 470 µF and R_{FB1} = 10 kΩ, C_{ff} = ~220 pF. C_{ff} can be further optimized based on bench testing of transient load response.

10.7 Bootstrap Capacitor

For most applications, a 0.1 µF ceramic capacitor is recommended for bootstrap capacitor placed between SW and BOOT.

10.8 VCC bypass Capacitor

A 2.2 µF MLCC is recommended for the VCC/LDO bypass capacitor and a 2.2 µF MLCC is selected for the VIN bypass capacitor.

10.9 Pgood Resistor

The recommended value for Pgood resistor is 10 kΩ and above. 10 kΩ resistor is selected for the Pgood resistor.

10.10 SS/Vref Capacitor

Soft start can be programmed with an external capacitor at SS/Vref pin. The calculation of the soft start capacitor is shown below.

$$C_{SS}\,(nF) = \frac{t_{SS}\,(ms) \times 36\mu A}{0.6\,(V)}$$

$$C_{SS} = C_{SS1} + C_{SS2}$$

For 2.2ms soft start, 68nF of two numbers of soft start capacitor are connected. Minimum value of 10nF capacitor value is recommended between SS/Vref pin to RGND and SS/Vref pin to AGND.

10.11 Current Sense Resistor

Following equation is used to calculate current sense resistor.

$$R_{CS}(\Omega) = \frac{V_{CS}}{G_{CS} \times \left(I_{LIM} - \left(\frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \times \frac{1}{2 \times L \times F_{SW}} \right) \right)} - Rcs(Internal)$$

where, V_{CS} is 1.21V, G_{CS} = 20 µA/A, and ILIM is the desired DC current limit.

0Ω resistor is selected for 10A current limit.

# 11 Application Information

11.1 Application Diagram for Vout = 1.2V

11.2 Application Diagram for Vout = 1.8V

11.3 Application Diagram for Vout = 3.3V

11.4 Application Diagram for Vout = 1.2V, Input Voltage =1.8V

12   Layout Recommendations

PCB layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results. Following design guidelines are recommended to achieve the best performance.

- Bypass capacitors, including input/output capacitors, VIN and VCC bypass capacitors, should be placed near the corresponding pins as close as possible.
- Place bypass capacitors from TDA48410 power input (Drain of Control MOSFET) to PGND (Source of Synchronous MOSFET) to reduce noise and ringing in the system.
- Place a boot strap capacitor near the TDA48410 BST and SW pin as close as possible to minimize the loop inductance.
- Connect AGND pin to the PGND pad through a single point connection, using a wider trace. Keep the trace length to minimum and place it right underneath the AGND and PGND pins.
- SW node copper should only be routed on the top layer to minimize the impact of switching noises
- Via holes can be placed on VIN and PGND pads to aid thermal dissipation.
- Wide copper polygons are desired for Vin and PGND connections in favor of power losses reduction and thermal dissipation. Sufficient via holes should be used to connect power traces between different layers.
- The EN pin and configuration pins including SS/VREF, MODE, and CS should be terminated to a quiet ground.
- Connect AGND and PGND using a trace in the inner layer as shown in **Figure 9** .
- Place vias in the PGND layer close to Vin and Vcc capacitors as shown in **Figure 9**

Figure 9   **Recommended Layout**

12.1   Solder mask

Evaluation has shown that the best overall performance is achieved using the substrate/PCB layout as shown in the following figures. QFN devices should be placed to an accuracy of 0.050 mm on both X and Y axes. Self-centering behavior is highly dependent on solders and processes, and experiments should be run to confirm the limits of self-centering on specific processes.

Infineon recommends that larger Power or Land Area pads are Solder Mask Defined (SMD). This allows the underlying copper traces to be as large as possible, which helps in terms of current carrying capability and device

cooling capability. When using SMD pads, the underlying copper traces should be at least 0.05 mm larger (on each edge) than the openings in the solder mask. This allows for layers to be misaligned by up to 0.1 mm on both axes. Ensure that the solder resist between the smaller signal lead areas is at least 0.15 mm wide due to the high x/y aspect ratio of the solder mask strip.

12.2 Stencil design

Stencils for QFN packages can be used with thicknesses of 0.100-0.250 mm (0.004-0.010"). Stencils thinner than 0.100 mm are unsuitable because they deposit insufficient solder paste to make good solder joints with the ground pad; high reductions sometimes create similar problems. Stencils in the range of 0.125 mm-0.200 mm (0.005-0.008"), with suitable reductions, give the best results. A recommended stencil design is shown below. This design is for a stencil thickness of 0.127 mm (0.005"). The reduction should be adjusted for stencils of other thicknesses.

Figure 10   PCB metal, solder mask, and Stencil - pad size and spacing

13 Package

This section includes marking, mechanical and packaging information for the TDA48410.

13.1 Marking Information

Date code –YYWW [YY=Year, WW=Calender week]

Figure 11   Package Marking

13.2 Dimensions

Figure 12   Package Dimensions (all dimensions in mm)

13.3　Tape and Reel information

Figure 13　　Tape and Reel packaging

14 Environmental Qualifications

Table 2

Qualification Level		Industrial	
Moisture Sensitivity		QFN Package	JEDEC Level 2 @ 260 °C
ESD	Human Body Model	ANSI/ESDA/JEDEC JS-001, 2 (2000V to < 4000V)	
	Charged Device Model	ANSI/ESDA/JEDEC JS-002, C3 (≥ 1000V)	
RoHS Compliant		Yes	

Revision history

TDA48410

Revision 2025-01-18, Rev. 2.0

Previous revisions

Revision	Date	Subjects (major changes since last revision)
2.0	2025-01-18	Release of final Datasheet

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Disclaimer

We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: **erratum@infineon.com**